Low Power-High Performance

Top Stories

Chip Aging Accelerates

As advanced-node chips are added into cars, and usage models shift inside of data centers, new questions surface about reliability.

New Thermal Issues Emerge

Heat is becoming a bigger problem for chips developed at new process nodes and for automotive and industrial applications.

Pushing Performance Limits

Are optimizations really a zero sum gain? Where to gamble and when to play it safe.

Turning Down The Voltage

SoC complexity is making it more difficult to combine functional performance with demands for lower power.

Data Buffering’s Role Grows

As data streaming continues to balloon out of control, managing the processing of that data is becoming more important and more difficult.

Turning Down The Power

Why ultra-low power is suddenly an issue for everyone.

Predictions: Markets And Drivers

Part 1: What advancements can we expect to see in 2018, which markets will drive the industry, and what are the major challenges that have to be ad...

Mixed-Signal Issues Worse At 10/7nm

Putting as much functionality into digital circuitry helps, but it's becoming more difficult for these two worlds to exist on a single die at each ...

Pushing DRAM’s Limits

Plumbing problems of the past continue to haunt chipmakers as gap grows between processor and memory speed.

Accounting For Power Earlier

Examining the power impact of design decisions much earlier can have a big effect on what else a chip can do.

More Top Stories »

Round Tables

Power Modeling And Analysis

Experts at the Table, part 3: Juggling accuracy and fidelity while making the problem solvable with finite compute resources and exciting developme...

Power Modeling and Analysis

Experts at the Table, part 2: What does a power model look like and how do you ensure software utilizes power control properly?

Power Modeling And Analysis

Experts at the Table, part 1: Are power models created early enough to be useful, and is that the best approach?

IP Challenges Ahead

Part 2: For the IP industry to remain healthy it has to constantly innovate, but it's getting harder.

Optimization Challenges For 10nm And 7nm

Experts at the Table, Part 3: Modeling accuracy, skin effects and new packaging techniques take center stage.

More Roundtables »


Tech Talk: Applying Machine Learning

How to use AI, deep learning and machine learning across a variety of applications.

Tech Talk: 7nm Process Variation

A look at the issues caused by process variation and why it's difficult to find them.

Tech Talk: EM Crosstalk

An issue previously confined to analog circuits has become a critical design consideration for digital designs at 10/7nm.

Tech Talk: Substrate Noise Coupling

How noise can impact the sensitive analog parts of a design, where it comes from, and what to do about it.

Tech Talk: Near-Threshold Power

A look at the power benefits and performance impact as designs move closer to voltage thresholds.

More Multimedia »

See All Posts in Low Power-High Performance »

Latest Blogs

Electromagnetic Crosstalk

Symptoms Of SoC Electromagnetic (EM) Crosstalk

Digging into the reasons for unexplained design failure or performance degrad...
February 14, 2018
At The Core

The Value Of Trust

How proven architectures can energize the long tail of the IoT market.
February 12, 2018
Editor's Note

Customizing Power And Performance

Why balancing these factors is becoming increasingly difficult.
February 8, 2018
Spotlight On Reliability

Why Use An Assembly Design Kit And Assembly Design Flow?

Complex packages make it necessary to handle data in a machine-readable format.
Best Of Both: LP & HP

How Robust Is Your ESD Protection? Are You Sure?

Electrostatic discharge protection is more important than ever. New verificat...
Let's Talk PVT Monitoring

Understanding Your Chip’s Age

The effects and mechanisms of chip aging, plus how to predict a device's life...
A Bit About Memory

GDDR6 PHYs: From The Data Center To Self-Driving Cars

GDDR memory is poised to expand to new markets, but challenges remain.
Everything Low Power

What Was Everywhere At CES? Voice.

How DSPs enable the new ubiquitous user interface.
IP And LP In SoCs

Embedded Display IP Solution For 4K Resolutions

Behind the display subsystem architectures of high-end smartphones.
Power Awareness

Getting Power Management Right

There are many technical avenues to managing the power in heterogenous SoCs t...
November 14, 2017

Knowledge Centers
Entities, people and technologies explored

  Trending Articles

Chip Aging Accelerates

As advanced-node chips are added into cars, and usage models shift inside of data centers, new questions surface about reliability.

Giant Auto Industry Disruption Ahead

Autonomous vehicles will cause fundamental shifts across a number of established industry segments tied to automotive, opening up big opportunities for chips and tools.

Transistor Options Beyond 3nm

Complicated and expensive technologies are being planned all the way to 2030, but it’s not clear how far the scaling roadmap will really go.

Deep Learning Spreads

Better tools, more compute power, and more efficient algorithms are pushing this technology into the mainstream.

Nodes Vs. Nodelets

Growing number of process options is creating confusion across the semiconductor industry.