Low Power-High Performance

Top Stories

Memory On Logic: The Good And Bad

Do the benefits outweigh the costs of using memory on logic as a stepping-stone toward 3D-ICs?

Using AI/ML To Minimize IR Drop

Heterogeneous and advanced-node designs are creating unexpected post-layout challenges for design teams, but some issues can be addressed earlier i...

Linear Drive Optics May Reduce Data Latency

As data demands increase, the photonics industry tries new solutions.

The Challenges Of Working With Photonics

From curvilinear designs to thermal vulnerabilities, what engineers need to know about the advantages and disadvantages of photonics.

Optimizing Energy At The System Level

A lot of effort has gone into optimization of hardware during implementation, but that is a small fraction of the total opportunity.

Backside Power Delivery Adds New Thermal Concerns

Lack of shielding, routing issues, and new mechanical stresses could have broad impact on standard cell design.

The Rising Price Of Power In Chips

More data requires faster processing, which leads to a whole bunch of problems — not all of which are obvious or even solvable.

Photonics: The Former And Future Solution

Twenty-five years ago, photonics was supposed to be the future of high technology. Has that future finally arrived?

Startup Funding: February 2024

Power electronics, data center interconnects among 49 startups that raised $800 million.

AI Tradeoffs At The Edge

The best ways to optimize AI efficiency today, and other options under development.

More Top Stories »



Round Tables

The Challenges Of Working With Photonics

From curvilinear designs to thermal vulnerabilities, what engineers need to know about the advantages and disadvantages of photonics.

Photonics: The Former And Future Solution

Twenty-five years ago, photonics was supposed to be the future of high technology. Has that future finally arrived?

Memory’s Future Hinges On Reliability

Robust implementations are a major issue, particularly as memory density increases.

Rethinking Memory

Von Neumann architecture is here to stay, but AI novel architectures and 3D structures create a need for new testing tools.

Which Data Works Best For Voltage Droop Simulation

New challenges around when and how to apply it, and what changes in 3D-ICs raises.

More Roundtables »



Multimedia

Challenges With Chiplets And Power Delivery

Benefits and challenges in heterogeneous integration.

New Issues In Power Semiconductors

Challenges increase with higher voltage and heterogeneous integration in advanced packages.

Very Short Reach SerDes In Data Centers

Eliminating bottlenecks as the volume of data increases.

Issues In Calculating Glitch Power

Which of the growing number of corners must be addressed?

Changes In Memory Design

Customization, reliability, and much more data are altering how memory is developed and used.

More Multimedia »



See All Posts in Low Power-High Performance »

Latest Blogs

Spotlight On Reliability

Trusted Electronics: Current And Future Developments

Key techniques for demonstrating quality, safety, and security, from unique i...
April 11, 2024
Best Of Both: LP & HP

How To Get Accurate Inductance Extraction For Superconduc...

New physical verification approaches are needed to ensure the performance and...
April 11, 2024
A Bit About Memory

How AI 2.0 Will Shape The Memory Landscape

The need for more memory bandwidth and capacity spans from data center to end...
April 11, 2024
IP And LP In SoCs

Integrating Energy Efficiency Considerations Into Your De...

Optimizing the performance per watt of HPC SoCs starts when defining the arch...
April 11, 2024
Everything Low Power

LPDDR5X Opening New Markets For Low-Power DRAMs

From gaming consoles to network switches, higher data rates are enabling low-...
April 11, 2024
Power Source

Running On Star Power

Simulation helps manage the complexities of building and maintaining a fusion...
April 11, 2024
MIPI And Beyond

MIPI In Next Generation Of AI IoT Devices At The Edge

IoT demands a balance between cloud and edge processing to optimize system pe...
April 11, 2024
Embedded ML Design

Hybrid Architecture Blends Best Of Both Worlds

A true chimera with both CPU and systolic array DNA.
April 11, 2024
At The Core

BOLT Optimization Technology Could Bring Obvious Performa...

A post-link optimizer for typical server workloads.
April 11, 2024
Design Reuse Made Real

Quantum Computing: Top 5 Questions Answered

Quantum error detection, suppression, and correction strategies are critical ...
March 14, 2024
Editor's Note

The Next Phase Of Computing

Apple's new chip is just the tip of a technological revolution.
November 16, 2020

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Chip Industry Week In Review

Applied Materials' $4B facility at risk; AI chip bonanza; Japan, U.S. alliance; Rapidus' U.S. subsidiary; EDA revenue up; TSMC $6.6B funding; Infineon, Amkor team up; S. Korea's big bet; Apple's processor overhaul; high-NA EUVL defect system; chiplet HW security module; new Spectre attack.

Chip Industry Week In Review

China restricts U.S. processors; Samsung's CXL, DRAM module and roadmap; ASML's $2.7B retention bonus; U.S., Mexico partner up; Keysight's $1.5B offer to Spirent; Lam's new pulsed laser deposition; new OSAT center.

Architecting Chips For High-Performance Computing

Data center IC designs are evolving, based on workloads, but making the tradeoffs for those workloads is not always straightforward.

Early STEM Education Key To Growing Future Chip Workforce

Community outreach and partnerships can drive interest in STEM subjects and chip jobs among children, parents, and teachers.

Chip Industry Week In Review

IC sales up; Taiwan's quake; Japan's big bets; Intel Foundry loss; edgeAI startup funding; smartphone market's recovery; robots; data center security; NoCs in 3D.