Low Power-High Performance

Top Stories

Flipping Processor Design On Its Head

AI workloads are changing processor design in some unexpected ways.

An Entangled Heterarchy

The informal structural hierarchy used in semiconductor design is imperfect but adequate for most tasks, yet other hierarchies are needed.

SRAM In AI: The Future Of Memory

Why SRAM is viewed as a critical element in new and traditional compute architectures.

Startup Funding: October 2023

Data centers draw largest investments; $3.2 billion total slated for 58 companies.

RISC-V Wants All Your Cores

It is not enough to want to dominate the world of CPUs. RISC-V has every core in its sights, and it's starting to take steps to get there.

Partitioning Processors For AI Workloads

General-purpose processing, and lack of flexibility, are far from ideal for AI/ML workloads.

CXL: The Future Of Memory Interconnect?

Why this standard is gaining traction inside of data centers, and what issues still need to be solved.

Startup Funding: September 2023

Data center I/O, AI accelerators; nanostructures split in half; automotive full-stack driverless vehicle platforms; SPM for 3D surface measurements.

ReRAM Seeks To Replace NOR

There is increased interest in ReRAM for embedded computing, especially in automotive applications, as more of its known issues are solved. Neverth...

Patterns And Issues In AI Chip Design

Devices are getting smarter, but they're also consuming more energy and harder to architect; change is a constant challenge.

More Top Stories »



Round Tables

SRAM In AI: The Future Of Memory

Why SRAM is viewed as a critical element in new and traditional compute architectures.

Managing P/P Tradeoffs With Voltage Droop Gets Trickier

Higher current densities set against lower power envelopes makes meeting specs more challenging, especially at advanced nodes.

RISC-V Driving New Verification Concepts

Doing what has been done in the past only gets you so far, but RISC-V is causing some aspects of verification to be fundamentally rethought.

Do Necessary Tools Exist For RISC-V Verification?

Existing tools can be used for RISC-V, but they may not be the most effective or efficient. What else is needed?

What Makes RISC-V Verification Unique?

The verification of a processor is a lot more complex than a comparably-sized ASIC, and RISC-V processors take this to another layer of complexity.

More Roundtables »



Multimedia

Issues In Calculating Glitch Power

Which of the growing number of corners must be addressed?

Changes In Memory Design

Customization, reliability, and much more data are altering how memory is developed and used.

Impact Of Increased IC Performance On Memory

Factors that need to be considered to improve reliability at higher speeds.

Where Power Is Spent In HBM

What really happens when you shorten the distance to memory?

Choosing The Right Memory At The Edge

Different memory options for different devices.

More Multimedia »



See All Posts in Low Power-High Performance »

Latest Blogs

Power Source

Is Your Voltage Drop Flow Obsolete?

Rethinking dynamic voltage drop from the ground up.
November 13, 2023
Spotlight On Reliability

Damage Detection For Reliable Microelectronics

Simply improving the failure rate is not enough for today's electronics requi...
November 9, 2023
At The Core

Neural Network Model Quantization On Mobile

Reducing the precision of weights, biases, and activations to enable real-tim...
November 9, 2023
Everything Low Power

Reduce Data Center Over-Provisioning And Stranded Capacit...

Improve data center planning and operational lifecycle management with digita...
November 9, 2023
A Bit About Memory

The Power Of HBM3 Memory For AI Training Hardware

The third generation of HBM boosts bandwidth while improving power efficiency...
November 9, 2023
Best Of Both: LP & HP

RTL Optimization Best Practices Help To Achieve Power Goa...

Dealing with power at each stage of design can help find and fix issues faster.
November 9, 2023
Design Reuse Made Real

Can Software Testing Deliver ROI?

The financial impact of adopting AI-augmented test automation.
November 9, 2023
IP And LP In SoCs

Latency Considerations For 1.6T Ethernet Designs

There is an unavoidable latency due to error correction and the physical cabl...
October 12, 2023
Embedded ML Design

Does Your NPU Vendor Cheat On Benchmarks?

Your spreadsheet of numbers doesn't tell the whole story.
October 12, 2023
MIPI And Beyond

Innovation In C-PHY

How the physical layer specification achieves higher data rates at low transi...
May 18, 2021
Editor's Note

The Next Phase Of Computing

Apple's new chip is just the tip of a technological revolution.
November 16, 2020

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

SRAM In AI: The Future Of Memory

Why SRAM is viewed as a critical element in new and traditional compute architectures.

Flipping Processor Design On Its Head

AI workloads are changing processor design in some unexpected ways.

Big Shifts In Power Electronics Packaging

Packages are becoming more complex to endure high power, high temperature conditions across a variety of applications.

Chip Industry Week In Review

$3B for packaging program; DARPA's 3DHI; AI yield improvement tool; OpenAI CEO reinstated; EV consumer sentiment; SiC market projections; RISC-V security model; AI edge devices; ESD discharge; ML in failure analysis.

Chip Industry Week In Review

German chipmakers cleared to stake in TSMC foundry; Synopsys makes big bet on RISC-V; Keysight takes 50.6% share in ESI; self-assembling nanosheets; cheap EVs; Teradyne's JV with Technoprobe; auto chiplets; new approach to mitigating rowhammer.