Low Power-High Performance

Top Stories

Is In-Memory Compute Still Alive?

It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.

Chiplet Interconnects Add Power And Signal Integrity Issues

More choices, interactions, and tiny dimensions create huge headaches.

Where Is The Software For Shift Left?

Shift left requires abstractions on which early analysis can be performed. For architectural analysis, abstractions are required for both hardware ...

Aging, Complexity, And AI In Analog Design

Where digital and analog designs are overlapping, and why it's becoming more difficult to ensure they work as expected over their lifetimes.

Managing The Huge Power Demands Of AI Everywhere

More efficient hardware, better planning, and better utilization of available power can help significantly.

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

New AI Data Types Emerge

Several PPA considerations mean no single type of data is ideal for all AI models.

Big Changes Ahead For Analog Design

In-house flows are unable to keep up with foundry PDKs and heterogeneous integration, but commercial EDA tools add their own set of challenges.

How Big A Deal Is Aging?

Aging must be understood, analyzed, and mastered. Until then, additional margins are the only way out.

Unbundling Analog From Digital Where It Makes Sense

The shift toward heterogeneous integration and advanced packaging have changed the dynamics of mixed-signal design — and created some new issues.

More Top Stories »



Round Tables

Aging, Complexity, And AI In Analog Design

Where digital and analog designs are overlapping, and why it's becoming more difficult to ensure they work as expected over their lifetimes.

Big Changes Ahead For Analog Design

In-house flows are unable to keep up with foundry PDKs and heterogeneous integration, but commercial EDA tools add their own set of challenges.

Unbundling Analog From Digital Where It Makes Sense

The shift toward heterogeneous integration and advanced packaging have changed the dynamics of mixed-signal design — and created some new issues.

Striking A Balance On Efficiency, Performance, And Cost

More efficient designs can save a lot of power, but in the past those savings have been co-opted for higher performance.

Where Power Savings Really Count

How chiplets and advanced packaging will affect power efficiency, and where design teams can have the biggest impact on energy consumption.

More Roundtables »



Multimedia

Next-Gen High-Speed Communication In Data Centers

New approaches to moving more data faster and more efficiently.

Real-World Applications Of Computational Fluid Dynamics

How faster processing is revolutionizing different industries.

Making Electronics More Efficient

Challenges and future directions for disaggregating SoCs.

Challenges With Chiplets And Power Delivery

Benefits and challenges in heterogeneous integration.

New Issues In Power Semiconductors

Challenges increase with higher voltage and heterogeneous integration in advanced packages.

More Multimedia »



See All Posts in Low Power-High Performance »

Latest Blogs

IP And LP In SoCs

Integrating Ethernet, PCIe, And UCIe For Enhanced Bandwid...

Efficiently connecting the multiple CPUs and accelerators, various switches, ...
December 12, 2024
A Bit About Memory

Why PCIe And CXL Are Essential Interconnects For The AI Era

Dynamically share memory, storage, and accelerators across multiple compute n...
December 12, 2024
Best Of Both: LP & HP

Addressing Reset Tree Design Challenges For Complex SoCs ...

Errors within a reset tree can lead to serious issues, including metastabilit...
December 12, 2024
Spotlight On Reliability

Automakers And Industry Need Specific, Extremely Robust, ...

Comprehensive testing is needed to ensure that chiplet systems can withstand ...
December 12, 2024
Inside Edge AI Processing

NPU Acceleration For Multimodal LLMs

Processing input data from multiple modalities on mobile and embedded devices.
December 12, 2024
Everything Low Power

Dual-Grid Interpolation: For Improved Accuracy Of Overset...

Challenges and advancements in interpolation within cell-centered CFD flow so...
December 12, 2024
Power Source

Ghostbusting With Simulation: Solving Engineering Challen...

Pinpointing the source of multiple indirect reflections and electromagnetic i...
December 12, 2024
At The Core

The Future Of AI For Games

The intersection between using AI to assist game development and providing in...
December 12, 2024
Embedded ML Design

To (B)atch Or Not To (B)atch?

When selecting an NPU, ensure the vendor is reporting benchmarks in a way tha...
November 18, 2024
MIPI And Beyond

MIPI In Next Generation Of AI IoT Devices At The Edge

IoT demands a balance between cloud and edge processing to optimize system pe...
April 11, 2024
Design Reuse Made Real

Quantum Computing: Top 5 Questions Answered

Quantum error detection, suppression, and correction strategies are critical ...
March 14, 2024

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

NAND Flash Targets 1,000 Layers

New techniques go beyond improved deposition and etching, but challenges stack up, too.

One Chip Vs. Many Chiplets

Challenges and options vary widely depending on markets, workloads, and economics.

FOPLP Gains Traction in Advanced Semiconductor Packaging

Panel-level packaging offers scalability and cost efficiency, but meeting advanced node process targets remains a formidable challenge.

HBM Options Increase As AI Demand Soars

But manufacturing reliable 3D DRAM stacks with good yield is complex and costly.

Asia Government Funding Surges

Taiwan, China, South Korea, and Japan continue to foster growth, while the rest of Asia competes for foreign investment and talent.