Author's Latest Posts


The Feasibility Of Deploying FPGA-Based TCEP Synchronization In Real-World Quantum Networks


Precise time synchronization is a key challenge in building distributed quantum systems – and it plays a crucial role in secure communications, quantum computing, sensing, the foundations of future 6G networks and the quantum internet. In the paper titled "TCEP-Based Synchronization for Practical Communication Network,"researchers from TU Dresden, IIT Dharwad, Fraunhofer Institute for Inte... » read more

AI and Data-Driven Methods To Make Telecom Networks Smarter, More Efficient


As the demand for faster and more affordable mobile connectivity grows, so does the challenge of ensuring that networks can keep up – both in performance and profitability. A new technical paper titled " Hierarchical Feature-based Time Series Clustering Approach for Data-driven Capacity Planning of Cellular Networks"  features a multi-level, explainable clustering framework that analyzes ... » read more

Measurements and Simulation-Based Characterization Of eFuses


In conventional safety systems, the off state can be assumed to be safe. With ADAS, this is no longer automatically the case. This makes it necessary to adopt new approaches to fuse protection, which will subsequently spread to other industries. Traditionally, the vehicle electrical system was protected by sacrificial fuses. These reliably disconnect the power supply in the event of overcurr... » read more

Chiplets for Future Automotive Application


Abstract Autonomous vehicles and associated ADAS systems are driving vehicle electronics content to unprecedented levels. These systems require significant processing power via a centralized system. Chiplets are one solution to distribute functionality on different technologies and can help to secure the supply chain and reduce rising development costs in advanced IC nodes. This traditionally ... » read more

Joint Interdisciplinary Work To Enable Novel, Industry-Ready Chiplet Solutions


Fraunhofer is going to establish the Chiplet Center of Excellence (CCoE), which is a unique research activity based on Fraunhofer‘s long experience and broad research portfolio in design, implementation and test of 2.5 and 3D integrated electronic systems. The Center aims at establishing a common understanding among the partners and at creating a suitable chiplet development methodology. This... » read more

Low-Power Relaxation Oscillator With Temperature-Compensated Thyristor Decision Elements


This paper presents a low-power 140 kHz relaxation oscillator (ROSC) for low-frequency clock generators and timers. In voltage-mode ROSCs, unavoidable shunt current consumption results from voltage slewing at the integration capacitor. The proposed circuit employs CMOS thyristor-based decision elements which effectively reduce shunt currents by exploiting internal positive feedback. A complemen... » read more

An Empirical Comparison Of Optimizers For Quantum Machine Learning With SPSA-Based Gradients


Variational quantum algorithms (VQAs) have attracted a lot of attention from the quantum computing community for the last few years. Their hybrid quantum-classical nature with relatively shallow quantum circuits makes them a promising platform for demonstrating the capabilities of noisy intermediate scale quantum (NISQ) devices. Although the classical machine learning community focuses on gradi... » read more

SAP: A Secure Low-Latency Protocol for Mitigating High Computation Overhead in WI-FI Networks


The increase in popularity of wireless networks in industrial, embedded, medical and public sectors has made them an appealing attack surface for attackers who exploit the vulnerabilities in network protocols to launch attacks such as Evil Twin, Man-in-the-middle, sniffing, etc., which may result in economic and non-economic losses. To protect wireless networks against such attacks, IEEE 802.11... » read more

Uncovering Instabilities In Variational-Quantum Deep Q-Networks


By Maja Franz (1), Lucas Wolf (1), Maniraman Periyasamy (2), Christian Ufrecht (2), Daniel D. Scherer (2), Axel Plinge (2), Christopher Mutschler (2), Wolfgang Mauerer (1,3) (1) Technical University of Applied Sciences, Regensburg, Germany, (2) Fraunhofer-IIS, Fraunhofer Institute for Integrated Circuits IIS, Division Positioning and Networks, Nuremberg, Germany, (3) Siemens AG, Corporate ... » read more

Generating the Generator: A User-Driven And Template-Based Approach Towards Analog Layout Automation


Various analog design automation attempts have addressed the shortcomings of the still largely manual and, thus, inefficient and risky analog design approach. These methods can roughly be divided into synthesis and procedural generation. An important key aspect has, however, rarely been considered: usability. While synthesis requires sophisticated constraints, procedural generators require expe... » read more

← Older posts