Exploring New Scaling Approaches


At the recent SPIE Photomask Technology + Extreme Ultraviolet Lithography 2017 conference, Semiconductor Engineering sat down to discuss semiconductor technology with Tsu-Jae King Liu, the TSMC Distinguished Professor in Microelectronics in the Department of Electrical Engineering and Computer Sciences at the University of California at Berkeley. More specifically, Liu discussed some of the new... » read more

Searching For EUV Mask Defects


Chipmakers hope to insert extreme ultraviolet (EUV) lithography at 7nm and/or 5nm, but several challenges need to be solved before this technology can be used in production. One lingering issue that is becoming more worrisome is how to find [gettech id="31045" comment="EUV"] mask defects. That isn't the only issue, of course. The industry continues to work on the power source and resists. Bu... » read more

Improving Optical Overlay And Measurement


By Adam Ge and Shimon Levi Patterning challenges for the semiconductor industry are growing as the number of multi-patterned layers being used in the 10nm and beyond nodes increase. Patterning requires highly accurate overlay which has always been an issue, but with the added complexities of multi-patterning, smaller dimensions and subsequent tightening overlay error budget, it is now a majo... » read more

MEMS Market Shifting


The MEMS sector is beginning to look more promising, bolstered by new end-market demand and different packaging options that require more advanced engineering, processes and new materials. All of this points to higher selling prices, which are long overdue in this space. For years, the market for microelectromechanical systems was populated by too many companies vying for too few opportunit... » read more

Next-Gen Mask Writer Race Begins


Competition is heating up in the mask writer equipment business as two vendors—Intel/IMS and NuFlare—vie for position in the new and emerging multi-beam tool segment. Last year, Intel surprised the industry by acquiring IMS Nanofabrication, a multi-beam e-beam mask writer equipment vendor. Also last year, IMS, now part of Intel, began shipping the world’s first multi-beam mask writer f... » read more

The Week In Review: Manufacturing


Materials and equipment A scandal has rocked Japan’s Kobe Steel. The company disclosed that it has falsified inspection data for iron powder, aluminum and copper products that were sent to over 200 customers in the automotive, electronics, transportation and other sectors. The falsified data involves 20,000 tones of products, according to reports. Kobe apologized for the issues and provided ... » read more

Blog Review: Oct. 11


Mentor's Matthew Balance examines the separation of concerns between test intent and test realization in the Portable Stimulus specification. Synopsys' Deepak Nagaria checks out the features that makes LPDDR4 efficient in terms of power consumption, bandwidth utilization, data integrity and performance. Cadence's Meera Collier listens in as Chris Rowen considers whether AI processing shou... » read more

The Week In Review: Manufacturing


Test, measurement and fab tools National Instruments (NI) has released a report that explores the future trends in the electronics industry. The report, called the NI Trend Watch 2018, looks at the technological advances and some of the biggest challenges engineers face in 2018. The report from NI looks at the following topics—machine learning; test challenges for 5G; IIoT; and effects of... » read more

The Week In Review: Manufacturing


Chipmakers Who will buy Toshiba’s memory business? In the latest of what is becoming a confusing saga, Toshiba has signed a deal to sell its memory unit to a group led by Bain Capital. The Bain-led consortium will hold a 49.9% stake in the memory unit, while Toshiba will hold 40.2% and Japan’s Hoya will own 9.9%. Other members in the group include Apple, Dell, Kingston, and Seagate. In add... » read more

Blog Review: Sept. 27


Synopsys' Mukul Dawar highlights the biggest changes coming to the PCIe 4.0 specification, plus a peek at what's new in PCIe 5.0. Cadence's Paul McLellan considers why EDA startups are less common than they used to be. Mentor's David Abercrombie and Alex Pearson discuss new requirements for detecting double patterning errors at advanced nodes. Rambus' Aharon Etengoff reports that secur... » read more

← Older posts