- Develop a thorough understanding of system-level design specifications
- RTL Coding/Synthesis of the digital part of Mixed Signal IPs
- Develop behavioral models for the analog parts of Mixed Signal IPs
- Develop advanced verification environment and test-bench components
- Working with the mixed signal team on the co-simulation and verification of the IPs
- Hardware verification of the digital module using cutting edge FPGA kits
For additional details and the most recent updates, hit “Apply for job”