Baya Systems
Responsibilities:
Write UVM/SystemVerilog code to implement the test plan, checkers, and scoreboards
Collaborate with software teams to define and implement configurable testbenches
Work with design teams test plans, failure debug, coverage, etc.
For additional details and the most recent updates, hit “Apply for job”
