- Enrolled in MS EE or PhD EE with a minimum GPA of 3.5/4.0
- Course work or experience in CMOS analog/mixed-signal circuit design
- Good knowledge of basic Analog circuit design principles
- Some knowledge of Verilog-A, Verilog is desirable
- Strong work ethics and ability to work with diverse team
For additional details and the most recent updates, hit “Apply for job”
