Your main responsibilities will be:
- Verilog RTL design in order to integrate different IPs together such as PCIe IP with vendor PHY module
- Verifying the IP integration with dedicated simulation environment
- Development and support test cases of different verification environments
- Support worldwide customers on the IP integration
For additional details and the most recent updates, hit “Apply for job”
