Synopsys
Responsible for research and development of logical synthesis, netlist partitioning, placement and routing optimizations.
Responsible for developing, testing and tuning stable ASIC/FPGA CAD/EDA algorithms targeting high quality of results (QoR) such as area, performance, congestion, compile time and power etc.
For additional details and the most recent updates, hit “Apply for job”
