Cadence
Design and implementation of Tensilica software tool chain, in particular the instruction set simulator (ISS) for RISC-V processors
Development of software models for RISC-V processor features for functional, cycle-accurate, and HW/SW simulation.
Enhancements and maintenance of the existing RISC-V simulator
For additional details and the most recent updates, hit “Apply for job”
