Synopsys
You are a passionate and detail-oriented Verification Design Engineer with a deep understanding of PHY verification strategy and test plans. You thrive in dynamic environments and have a strong background in analog mixed signal verification, firmware, and ensuring PHY quality. You are adept at coaching and enabling teams, particularly in the domain of Verification and Validation (VN). Your expertise in ASIC Digital Design and verification at both chip and block levels sets you apart, and you are eager to leverage your skills to drive innovation at Synopsys.
With a proactive attitude, you excel in planning, developing, and executing verification strategies. Your excellent communication skills allow you to articulate complex technical concepts to diverse audiences, fostering collaboration and driving successful project outcomes. You are committed to continuous learning and staying abreast of the latest advancements in verification and design methodologies.
For additional details and the most recent updates, hit “Apply for job”
