Arm
Architect, implement, and validate innovative DFT techniques on SOCs and sub-systems.
Insert DFT logic into SoC as well as sub-system level and validate all DFT features using industry standard simulation tools.
Work closely with multi-functional teams to support DFT RTL level insertion, synthesis and scan insertion, place-and-route, and static-timing-analysis and timing closure.
For additional details and the most recent updates, hit “Apply for job”
