Technical Paper Home

Memory

• How Voltage-Controlled MRAM Devices Can Be Used To Create Unique Fingerprints Of Microelectronic Chips

  Published on July 8, 2023

• DRAM Translation Layer, Mechanism for Flexible Address Mapping and Data Migration Within CXL-Based Memory Devices

  Published on July 6, 2023

• Resistive Switching Memory Based on Thin-Film Design of Amorphous Hafnium Oxide (Cambridge & Others)

  Published on June 28, 2023

• Engineering Miniaturized And Low Operating Voltage Neuromorphic Platforms Across The Light Spectrum 

  Published on June 27, 2023

• A Field-Free Switching Solution For SOT Magnetic Tunnel Junction Devices

  Published on June 24, 2023

• An Energy Efficient, Linux-Capable RISC-V Host Platform Designed For The Seamless Plug-In And Control Of Domain-Specific Accelerators

  Published on June 14, 2023

• Uncovering The Size, Structure, And Operation Of DRAM Subarrays And Showing Experimental Results Supporting The Cause Of Rowhammer

  Published on June 14, 2023

• End-To-End System Architecture For Quantum RAM (Yale, AWS, Caltech)

  Published on June 14, 2023

• A Step Towards Eliminating The Von-Neumann Bottleneck By Co-locating Photonic Computing Elements And Non-Volatile Memory 

  Published on June 14, 2023

• Object Detection CNN Suitable For Edge Processors With Limited Memory

  Published on June 14, 2023
Page 20 of 38
• « First
• ‹ Previous
• 16
• 17
• 18
• 19
• 20
• 21
• 22
• 23
• 24
• Next ›
• Last »