Technical Paper Home

Design & Verification

• Optimization Of The Interface Between The PD And The AFE In High-Speed, High-Density Optical Receivers

  Published on October 27, 2023

• LLMs For Hardware Design Verification

  Published on October 16, 2023

• An Overview Of Current Projects In The Open Quantum Hardware Ecosystem With Recommendations 

  Published on October 12, 2023

• A Formal Verification Method To Detect Timing Side Channels In MCU SoCs

  Published on October 11, 2023

• Applying Machine Learning to EDA, FPGA Design Automation Tools

  Published on October 11, 2023

• LLM-Aided AI Accelerator Design Automation (Georgia Tech)

  Published on September 28, 2023

• LLM-Assisted Generation Of Formal Verification Testbenches: RTL to SVA (Princeton)

  Published on September 28, 2023

• Improving ML-Based Device Modeling Using Variational Autoencoder Techniques

  Published on September 27, 2023

• Formally Verifying Data-Oblivious Behavior In HW Using Standard Property Checking Techniques

  Published on September 15, 2023

• Hardware Platform For Evolving Robots

  Published on September 15, 2023
Page 17 of 34
• « First
• ‹ Previous
• 13
• 14
• 15
• 16
• 17
• 18
• 19
• 20
• 21
• Next ›
• Last »