Technical Paper Home

Memory

• Hybrid architecture based on two-dimensional memristor crossbar array and CMOS integrated circuit for edge computing

  Published on January 27, 2022

• A crossbar array of magnetoresistive memory devices for in-memory computing

  Published on January 14, 2022

• Spin–orbit torque engineering in β-W/CoFeB heterostructures with W–Ta or W–V alloy layers between β-W and CoFeB

  Published on January 4, 2022

• Field-free spin-orbit torque-induced switching of perpendicular magnetization in a ferrimagnetic layer with a vertical composition gradient

  Published on January 4, 2022

• A review of interconnect materials used in emerging memory device packaging: first- and second-level interconnect materials

  Published on December 23, 2021

• NeuroSim Simulator for Compute-in-Memory Hardware Accelerator: Validation and Benchmark

  Published on December 20, 2021

• Toward Software-Equivalent Accuracy on Transformer-Based Deep Neural Networks With Analog Memory Devices

  Published on December 20, 2021

• Benchmarking Highly Parallel Hardware for Spiking Neural Networks in Robotics

  Published on December 20, 2021

• Factoring 2048-bit RSA Integers in 177 Days with 13 436 Qubits and a Multimode Memory

  Published on November 18, 2021

• All-inorganic perovskite quantum dot light-emitting memories

  Published on November 18, 2021
Page 34 of 38
• « First
• ‹ Previous
• 30
• 31
• 32
• 33
• 34
• 35
• 36
• 37
• 38
• Next ›
• Last »