Technical Paper Home

Transistors

• Emergence Of The JJFET For Cryogenic and Quantum-Compatible Logic (Univ. of Glasgow)

  Published on November 3, 2025

• Six-Stack Vertically Integrated Hybrid Platform For Large Area Electronics (KAUST, Imperial College Et Al.)

  Published on October 22, 2025

• Modulation of the Inner Gate Length in MFMIS NSFETs To Achieve Big Gains in Memory Window (Samsung, Seoul National Univ.)

  Published on October 21, 2025

• Beyond BPD: Backside Clock and Signal Routing for Sub-3nm (UT Austin, Intel)

  Published on October 17, 2025

• Scaling Nanoribbon Transistors Based on Monolayer 2D Semioconductors (Stanford, HORIBA, SLAC)

  Published on October 3, 2025

• Cross-Node Scaling Potential of SOT-MRAM for Last-Level Caches (imec)

  Published on September 2, 2025

• A Comparative Study With Horizontal and Verticals FETs (POSTECH, Georgia Tech)

  Published on August 26, 2025

• Reconfigurable Single-Walled CNT FeFET (Univ. of Pennsylvania, Yonsei et al.)

  Published on August 25, 2025

• 3DICs: Atomic-Scale Behavior of Electromigration in Cu−Cu Joints (NYCU, ITRI)

  Published on August 5, 2025

• Non-ideal Subthreshold Swing In Aligned CNTs Due To Variable Occupancy Discrete Charge Traps (Berkeley Lab, Sandia)

  Published on August 5, 2025
Page 4 of 26
• ‹ Previous
• 1
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• Next ›
• Last »