Technical Paper Home

Power & Performance

• Effects Of Reduced Refresh Latency On RowHammer Vulnerability Of DDR4 DRAM Chips

  Published on March 4, 2025

• RISC-V High Performance Multicore and GPU SoC Platform For Safety Critical System

  Published on March 3, 2025

• 3D Stacked Device Architecture Enabled By BEOL-Compatible Transistors (Stanford et al.)

  Published on February 26, 2025

• Low-Temp Pressure-Assisted Liquid-Metal Printing for Oxide-TFTs

  Published on February 25, 2025

• Machine Learning-Based IR Drop Prediction Approach

  Published on February 25, 2025

• Design Space For The Device-Circuit Codesign Of NVM-Based CIM Accelerators (TSMC)

  Published on February 24, 2025

• Cradle-To-Grave Analysis Of The Carbon Footprint of AI Hardware (Google)

  Published on February 24, 2025

• Temporal Variation in DRAM Read Disturbance in DDR4 and HBM2 (ETH Zurich, Rutgers)

  Published on February 19, 2025

• HW-Aligned Sparse Attention Architecture For Efficient Long-Context Modeling (DeepSeek et al.)

  Published on February 18, 2025

• Demonstration Of An ALD IWO Channel In A GAA Nanosheet FET Structure (Georgia Tech, Micron)

  Published on February 14, 2025
Page 6 of 54
• « First
• ‹ Previous
• 2
• 3
• 4
• 5
• 6
• 7
• 8
• 9
• 10
• Next ›
• Last »