Homepage

Special Reports

By: Laura Peters

But manufacturing reliable 3D DRAM stacks with good yield is complex and costly.

Shift Left Is The Tip Of The Iceberg

By: Brian Bailey

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

Hybrid Bonding Makes Strides Toward Manufacturability

By: Laura Peters

Companies are selecting preferred flows, but the process details are changing rapidly to meet the needs of different applications.

FOPLP Gains Traction in Advanced Semiconductor Packaging

Panel-level packaging offers scalability and cost efficiency, but meeting advanced node...

November 21st, 2024 By Gregory Haley

New Tradeoffs In Leading-Edge Chip Design

Monolithic integration builds from the top down and the bottom up.

November 21st, 2024 By Katherine Derbyshire

One Chip Vs. Many Chiplets

Challenges and options vary widely depending on markets, workloads, and economics.

November 20th, 2024 By Ed Sperling

Asia Government Funding Surges

Taiwan, China, South Korea, and Japan continue to foster growth, while the rest of Asia...

November 18th, 2024 By Liz Allan

Managing The Huge Power Demands Of AI Everywhere

More efficient hardware, better planning, and better utilization of available power can...

November 14th, 2024 By Ann Mutschler

New AI Data Types Emerge

Several PPA considerations mean no single type of data is ideal for all AI models.

November 14th, 2024 By Bryon Moyer

RISC-V’s Software Portability Challenge

A hardware-software contract is needed for software portability, but RISC-V is not yet ...

November 13th, 2024 By Brian Bailey

Advanced Packaging Drives Test And Metrology Innovations

Complex devices are pushing test and metrology tools to their limits, but solutions are...

November 12th, 2024 By Gregory Haley

Yield Management Embraces Expanding Role

From wafer maps to lifecycle management, yield strategies go wide and deep with big data.

November 12th, 2024 By Laura Peters

Balancing Parallel Test Productivity With Yield & Cost

Expensive DUT interface boards complicate development and operations.

November 12th, 2024 By Anne Meixner

Automotive OEMs Focus On SDVs, Zonal Architectures

Cheap imports are ratcheting up pressure on traditional carmakers, but changes are more...

November 7th, 2024 By Ann Mutschler

AI Drives IC Design Shifts At The Edge

Rollout of artificial intelligence has created a whole new set of challenges, along wit...

November 7th, 2024 By Adam Kovac and Ed Sperling

Latest News

Chip Industry Week In Review

SK hynix's 321-high NAND; Cadence's system chiplet; Eliyan's interconnect chiplet; CEO turnovers; GF's funding finalized; SRC's digital twin win; Enfabrica fundin...

November 22nd, 2024 By The SE Staff

Blog Review: Nov. 20

Importance of symmetry; PCIe IDE verification; post-quantum cryptography; SI/PI automation.

November 20th, 2024 By Jesse Allen

more news »

Opinion

Degrees Of Freedom For Innovation

EDA startups of the future will look very different. They have...

November 11th, 2024 By Brian Bailey

Reactionary Or Anticipatory?

Is EDA meant to react to the needs of the industry, or anticip...

October 21st, 2024 By Brian Bailey

more opinions »

Research

Research Bits: Nov. 19

Starchy nanocomposite films; gold microsphere ACF; photoresist...

By Jesse Allen

Research Bits: Nov. 11

Quantum tunneling transistor; heat in thin films; transparent ...

By Jesse Allen

Chip Industry Technical Paper Roundup: Nov. 11

Optimizing CXL; barium titanate for energy storage; ultra-low ...

By Linda Christensen

more research »

Startup Corner

Startup Funding: Q3 2024

New startups emerge from stealth; 75 companies raise $2 billion.

By Jesse Allen

Startup Funding: Q2 2024

Big rounds for AI chips; 91 startups raise $2.6 billion.

By Jesse Allen

more startups »

Special Reports

Top Stories

FOPLP Gains Traction in Advanced Semiconductor Packaging

New Tradeoffs In Leading-Edge Chip Design

One Chip Vs. Many Chiplets

Asia Government Funding Surges

Managing The Huge Power Demands Of AI Everywhere

New AI Data Types Emerge

RISC-V’s Software Portability Challenge

Advanced Packaging Drives Test And Metrology Innovations

Yield Management Embraces Expanding Role

Balancing Parallel Test Productivity With Yield & Cost

Automotive OEMs Focus On SDVs, Zonal Architectures

AI Drives IC Design Shifts At The Edge

Latest News

Chip Industry Week In Review

Blog Review: Nov. 20

Opinion

Degrees Of Freedom For Innovation

Reactionary Or Anticipatory?

Research

Research Bits: Nov. 19

Research Bits: Nov. 11

Chip Industry Technical Paper Roundup: Nov. 11

Startup Corner

Startup Funding: Q3 2024

Startup Funding: Q2 2024

Videos

Using Formal For RISC-V Security

Scaling Performance In AI Systems

Globally Asynchronous, Locally Synchronous Clocks

Working With Chiplets

Knowledge Centers / Entities, people and technologies explored

About

Navigation

Connect With Us