Low Power-High Performance

Top Stories

Power Budgets Optimized By Managing Glitch Power

While not a focus until now, earlier readings can be made in design to better understand the impact of glitch power.

2025: So Many Possibilities

This will be an incredible year for innovation, driven by AI and for AI, and pushing the limits of fundamental physics.

AI Won’t Replace Subject Matter Experts

But it could help with mundane tasks, freeing up designers to focus on more intricate problems.

Is In-Memory Compute Still Alive?

It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.

Chiplet Interconnects Add Power And Signal Integrity Issues

More choices, interactions, and tiny dimensions create huge headaches.

Where Is The Software For Shift Left?

Shift left requires abstractions on which early analysis can be performed. For architectural analysis, abstractions are required for both hardware ...

Aging, Complexity, And AI In Analog Design

Where digital and analog designs are overlapping, and why it's becoming more difficult to ensure they work as expected over their lifetimes.

Managing The Huge Power Demands Of AI Everywhere

More efficient hardware, better planning, and better utilization of available power can help significantly.

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

New AI Data Types Emerge

Several PPA considerations mean no single type of data is ideal for all AI models.

More Top Stories »



Round Tables

AI Won’t Replace Subject Matter Experts

But it could help with mundane tasks, freeing up designers to focus on more intricate problems.

Aging, Complexity, And AI In Analog Design

Where digital and analog designs are overlapping, and why it's becoming more difficult to ensure they work as expected over their lifetimes.

Big Changes Ahead For Analog Design

In-house flows are unable to keep up with foundry PDKs and heterogeneous integration, but commercial EDA tools add their own set of challenges.

Unbundling Analog From Digital Where It Makes Sense

The shift toward heterogeneous integration and advanced packaging have changed the dynamics of mixed-signal design — and created some new issues.

Striking A Balance On Efficiency, Performance, And Cost

More efficient designs can save a lot of power, but in the past those savings have been co-opted for higher performance.

More Roundtables »



Multimedia

Next-Gen High-Speed Communication In Data Centers

New approaches to moving more data faster and more efficiently.

Real-World Applications Of Computational Fluid Dynamics

How faster processing is revolutionizing different industries.

Making Electronics More Efficient

Challenges and future directions for disaggregating SoCs.

Challenges With Chiplets And Power Delivery

Benefits and challenges in heterogeneous integration.

New Issues In Power Semiconductors

Challenges increase with higher voltage and heterogeneous integration in advanced packages.

More Multimedia »



See All Posts in Low Power-High Performance »

Latest Blogs

Spotlight On Reliability

Advanced Packaging: A Curse Or A Blessing For Trustworthi...

Reduce risk by distributing the security-critical functionality of a system a...
January 16, 2025
IP And LP In SoCs

How Ultra Ethernet And UALink Enable High-Performance, Sc...

Tackling the challenges of high-bandwidth, low-latency connectivity and effic...
January 16, 2025
A Bit About Memory

Choosing The Right Memory Solution For AI Accelerators

The different flavors of DRAM each fill a particular AI niche.
January 16, 2025
Embedded ML Design

MACs Are Not Enough: Why “Offload” Fails

Modern CNNs and transformers are comprised of varied ML network operators and...
January 16, 2025
At The Core

The When, Why, And How Of Waiting And Backoff In Multi-Th...

Best practices for improving throughput and fair access to shared resources.
January 16, 2025
Everything Low Power

Is Liquid Cooling The Future Of Your Data Center?

A solution to the challenges posed by increased power densities and energy co...
January 16, 2025
Best Of Both: LP & HP

Tame IR Drop Like Google

Design stage enhancements boost reliability.
January 16, 2025
Inside Edge AI Processing

NPU Acceleration For Multimodal LLMs

Processing input data from multiple modalities on mobile and embedded devices.
December 12, 2024
Power Source

Ghostbusting With Simulation: Solving Engineering Challen...

Pinpointing the source of multiple indirect reflections and electromagnetic i...
December 12, 2024
MIPI And Beyond

MIPI In Next Generation Of AI IoT Devices At The Edge

IoT demands a balance between cloud and edge processing to optimize system pe...
April 11, 2024
Design Reuse Made Real

Quantum Computing: Top 5 Questions Answered

Quantum error detection, suppression, and correction strategies are critical ...
March 14, 2024

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

What’s Next For Through-Silicon Vias

Fab tools are being fine-tuned for TSV processes as demand ramps for everything from HBM to integrated RF, power, and MEMS in 3D packaging.

Chip Industry Week in Review

Next-gen EUV laser R&D; $285M CHIPS Act award; U.S. microelectronics research centers; Synaptics-Google deal; maskless microLED DUV; Micron's $2B fab expansion; Tesla sales slump; USB-C mandate in Europe.

Semiconductor Engineering’s Special Reports 2024

A compendium of essential information for the chip industry.

Chip Industry Week In Review

U.S. launches trade investigation into China; Cohu to buy Tignis; NXP’s new acquisition; flurry of government fundings; Alphawave Semi's speedy UCIe IP; advanced packaging pilot line; HW-assisted verification for Ethernet; auto radar MMIC; MIT’s high-rise 3D chips.

Chip Industry Week In Review

Global semi sales; 3rd CHIPS Act flagship; UFS and memory standards; Chinese military companies in U.S.; TSVs; CES; 18 new fabs; HBM packaging; SDVs; rad tolerance.