Low Power-High Performance

Top Stories

Chiplet Tradeoffs And Limitations

Multi-die assemblies offer more flexibility, but figuring out the right amount of customization can have a big impact on power, performance, and cost.

Implementing AI Activation Functions

Why flexibility, area, and performance are traded off in AI inferencing designs.

3D-IC Ecosystem Starts To Take Form

Before any advancement can go mainstream, it requires an ecosystem. Chiplets are a first step.

3D-IC For The Masses

Advanced assemblies have enabled an unprecedented rate of advancement in the data center, especially for neural processing, but can it expand beyon...

Chiplets Add New Power Issues

Well-understood challenges become much more complicated when SoCs are disaggregated.

Integrating Data From Design, Manufacturing, And The Field

Knowing where circuits came from, and the conditions in which they operate, can help designers optimize devices already in the field.

What Scares Chip Engineers About Generative AI

ChatGPT isn’t coming for your job, but that doesn’t mean there’s nothing to be concerned about.

Signal Integrity Plays Increasingly Critical Role In Chip...

Chiplet design engineers have complex new considerations compared to PCB concepts.

Normalization Keeps AI Numbers In Check

It’s mostly for data scientists, but not always.

What Exactly Is Multi-Physics?

The chip industry's new buzzword comes with lots of implications and some vague definitions.

More Top Stories »



Round Tables

What Scares Chip Engineers About Generative AI

ChatGPT isn’t coming for your job, but that doesn’t mean there’s nothing to be concerned about.

AI Won’t Replace Subject Matter Experts

But it could help with mundane tasks, freeing up designers to focus on more intricate problems.

Aging, Complexity, And AI In Analog Design

Where digital and analog designs are overlapping, and why it's becoming more difficult to ensure they work as expected over their lifetimes.

Big Changes Ahead For Analog Design

In-house flows are unable to keep up with foundry PDKs and heterogeneous integration, but commercial EDA tools add their own set of challenges.

Unbundling Analog From Digital Where It Makes Sense

The shift toward heterogeneous integration and advanced packaging have changed the dynamics of mixed-signal design — and created some new issues.

More Roundtables »



Multimedia

The Road To Super Chips

Challenges in achieving orders of magnitude performance improvements in processors.

Next-Gen High-Speed Communication In Data Centers

New approaches to moving more data faster and more efficiently.

Real-World Applications Of Computational Fluid Dynamics

How faster processing is revolutionizing different industries.

Making Electronics More Efficient

Challenges and future directions for disaggregating SoCs.

Challenges With Chiplets And Power Delivery

Benefits and challenges in heterogeneous integration.

More Multimedia »



See All Posts in Low Power-High Performance »

Latest Blogs

At The Core

Are You Ready For AI?

There are critical gaps between AI adoption and enterprise readiness.
April 10, 2025
Spotlight On Reliability

Lego-Style Software For Automotive And Industrial Chiplet...

Boot-up and software deployment in distributed, synchronized multi-processor ...
April 10, 2025
A Bit About Memory

Delivering Breakthrough Performance And Power Efficiency ...

New signal encoding and error correction mechanisms come together to double d...
April 10, 2025
Everything Low Power

Thermal Analysis Of 3D Stacking And BEOL Technologies

The impact of embedded micro-bumps and wafer-to-wafer hybrid bonding on the t...
April 10, 2025
Power Source

Electronics Reliability In Space: Simulating Rad Hard Des...

Understanding surface and internal dielectric charging is crucial in reducing...
April 10, 2025
IP And LP In SoCs

Easier Assertion Development And Debug With Simulation Re...

Make each iteration of the compile-run-debug loop much shorter by replacing t...
March 13, 2025
Best Of Both: LP & HP

Fulfilling 3D-IC Trade-Off Analyses (And Benefits) With A...

AI optimization engines can play a role in finding global, optimal solutions ...
March 13, 2025
Embedded ML Design

No Fooling With Voxel Pooling

Porting functions that don't exist in common graph manipulation tools to an NPU.
March 13, 2025
Inside Edge AI Processing

NPU Acceleration For Multimodal LLMs

Processing input data from multiple modalities on mobile and embedded devices.
December 12, 2024
MIPI And Beyond

MIPI In Next Generation Of AI IoT Devices At The Edge

IoT demands a balance between cloud and edge processing to optimize system pe...
April 11, 2024

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

What Exactly Are Chiplets And Heterogeneous Integration?

New technologies drive new terminology, but the early days for those new approaches can be very confusing.

Startup Funding: Q1 2025

AI chips and data center communications see big funding; 75 startups raise $2 billion.

Chip Industry Week In Review

ASML-imec deal; Intel Foundry's future; European tech consortium; photonics-related acquisitions; global chip market up; new security IP and algorithms; neuromorphic AI chip; adaptive MCUs; auto superbrains.

Chip Industry Week In Review

Agentic AI chip design; $6.5B AI acquisition; IC energy consumption and emissions; US allies export controls; CPO switches; foundry and IC design house revenue reports; side-channel analysis library; 12-layer HBM4; 3D GAA utilizing 2D semis; EV charging in 5 minutes.

Big Changes Ahead For Interposers And Substrates

New materials and processes will help with power distribution and thermal dissipation in advanced packages.