Systems & Design

Top Stories

Optimizing Data Movement

Problems and solutions for improving performance with more data.

A Balanced Approach To Verification

In the past, simulation was the only tool available for verification, but today there are many. Balancing the costs and rewards is not always easy.

Executive Outlook: Chiplets, 3D-ICs, and AI

Trouble spots, and some fixes, for the next wave of high-performance semiconductors.

More Data, More Redundant Interconnects

Circuits are being pushed harder and longer, particularly with AI, speeding up the aging of data paths. Photonics adds its own complications.

From Tool Agents To Flow Agents

The industry has already demonstrated gains using AI in tight iteration loops, but how does that evolve to cover larger portions of the development...

AI Drives Re-Engineering Of Nearly Everything In Chips

Complexity, uncertainty, and lots of moving pieces will challenge the semiconductor industry for years to come.

New Ways To Improve EDA Productivity

A multi-faceted approach is required to deal with growing complexity and a shortage of engineers.

Analog Creates Ripples in Digital Verification

While analog and digital verification efforts have been essentially separated, closer integration is resulting in a rethinking of standards.

AI Agents Need Goals

AI cannot optimize unless it can measure progress towards goals, but defining those goals is not easy, especially when looking at the entire develo...

Startup Funding: Q1 2025

AI chips and data center communications see big funding; 75 startups raise $2 billion.

More Top Stories »



Round Tables

Executive Outlook: Chiplets, 3D-ICs, and AI

Trouble spots, and some fixes, for the next wave of high-performance semiconductors.

From Tool Agents To Flow Agents

The industry has already demonstrated gains using AI in tight iteration loops, but how does that evolve to cover larger portions of the development...

AI Agents Need Goals

AI cannot optimize unless it can measure progress towards goals, but defining those goals is not easy, especially when looking at the entire develo...

Digital Twins For Design And Verification Workflows

Can we model the chip development flow so AI could optimize it?

The Evolving Role Of AI In Verification

Semiconductor verification is changing to integrate AI with human expertise.

More Roundtables »



Multimedia

Optical Interconnectivity At 224 Gbps

Pros and cons of replacing copper with optical in data-intensive AI systems.

Speeding Up Die-To-Die Interconnectivity

Just adding more or thicker wires to a design isn't sufficient with chiplets.

What’s Changing In SerDes

Faster data movement in AI systems comes at a cost.

Optimizing Data Movement In SoCs And Advanced Packages

Managing on-chip data is becoming more challenging in the AI era.

Scenario Coverage In Formal Verification

As complexity of designs increases, so does the need for coverage in context.

More Multimedia »



See All Posts in System-Level Design »

Latest Blogs

First By Design

Mastering Chiplet Design

How to tackle complex verification challenges head-on.
June 3, 2025
The Next Wave

Accelerating Scalable Computing

Sharing data efficiently between CPU cores, accelerators, and other components.
June 2, 2025
A System Perspective

Addressing Stress In Heterogeneous 3D-IC Designs

Die cracking, solder joint fatigue, warpage, and delamination are just a few ...
May 29, 2025
Looking Past The Horizon

Closing The RISC-V Verification Disconnect

Plan for multiple complementary verification methodologies for different leve...
May 29, 2025
Intelligent System Design

Boosting AI Performance With CXL

Flexible memory expansion and memory sharing among devices while maintaining ...
May 29, 2025
NoC NoC

CSR Management: Life Beyond Spreadsheets

Eliminating hardware-software mismatches and ensuing design re-spins with an ...
May 29, 2025
Making Formal Normal

How To Optimize Silicon Utilization To Improve PPA

As designs grow more complex, detecting and eliminating underutilized compone...
April 29, 2025
Memory/IO Wall Solutions

AI Infrastructure At A Crossroads

Weighing efficiency gains vs. the scale of personalization.
January 30, 2025
The Chiplet Connection

Enabling Innovative Multi-Vendor Chiplet-Based Designs

What makes chiplets so attractive, and why they are essential for future desi...
September 26, 2024
Clock Talk

Droop And Silent Data Corruption

Advanced silicon lifecycle analytics and on-die telemetry are needed to count...
July 25, 2024

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Chip Industry Week in Review

EDA export controls; Synopsys-Ansys divest requirements; SIA Factbook; McKinsey effects of tariffs; ASE's fan-out bridge; earnings; TSMC's design center; China's legacy chips play; AMD's optical acquisition.

Chip Industry Week in Review

China's 3nm chip; state of the industry supply chain; imec's next big push; hyper-dimensional AI chip; OpenAI's $6.5B startup deal; Siemens buys Excellicon; chip revenue challenges; France's new OSAT.

Development Flows For Chiplets

A chiplet economy requires standards, organization, and tools — and that's a problem.

Co-Packaged Optics Reaches Power Efficiency Tipping Point

But blazing fast data speeds come with significant manufacturing challenges.

Security Risks Mount For Aerospace, Defense Applications

Supply chain vulnerabilities, hardware attacks, and communications hacks are rife. Autonomous technology poses extra threats.