System-Level Design

Top Stories

Overcoming The Limits Of Scaling

Experts at the table, part 3: Looking at IP from a system level; the good and bad of advanced packaging; the benefits of machine learning.

Architect Specs Harder To Follow

Each new node adds uncertainties and problems, especially at 7nm. Interdisciplinary communication becomes essential.

What’s Missing In Advanced Packaging

When it comes to multi-board and multi-chips-on-a-board designs, do engineers have all the tools they need?

Tools For Heterogeneous System Development

Final in a series: The amount of software that interacts with hardware is increasing, and no longer can applications ignore the execution platform....

Reflecting Back On 2016

How last year’s predictions for tools, design and manufacturing panned out over the past 12 months.

Overcoming The Limits Of Scaling

Experts at the table, part 2: The impact of security on architectures, what's missing in software, and why EDA business models are so rigid.

Formal’s Roadmap

Experts at the Table, part 3: The breadth of adoption of formal, technology breakthroughs and the challenges created by machine learning.

Timing Closure Issues Resurface

Adding more features and more power states is making it harder to design chips at 10nm and 7nm.

Homogeneous And Heterogeneous Computing Collide

Part one in a series. Processing architectures continue to become more complex, but is the software industry getting left behind? Who will help the...

The Limits Of Parallelism

Tools and methodologies have improved, but problems persist.

More Top Stories »



Round Tables

Overcoming The Limits Of Scaling

Experts at the table, part 3: Looking at IP from a system level; the good and bad of advanced packaging; the benefits of machine learning.

Overcoming The Limits Of Scaling

Experts at the table, part 2: The impact of security on architectures, what's missing in software, and why EDA business models are so rigid.

Formal’s Roadmap

Experts at the Table, part 3: The breadth of adoption of formal, technology breakthroughs and the challenges created by machine learning.

Formal’s Roadmap

Experts at the Table, part 2: The need for a formal specification, coverage and progress toward formal verification for analog.

Formal’s Roadmap

Experts at the Table, part 1: Panelists look at the progress made by formal in the past five years and where we can expect to see new capabilities ...

More Roundtables »



Multimedia

Tech Talk: Timing Closure

Why timing closure is suddenly a problem again and what to do about it.

Tech Talk: Earlier Software

How to knock a year off software development.

Tech Talk: ADAS

Why the Advanced Driver Assistance Systems standard is so important and where the potential pitfalls are.

Tech Talk: 2.5D Issues

How ready is this packaging approach and what problems remain?

Tech Talk: ISO 26262

What can go wrong in designing to this automotive standard.

More Multimedia »



See All Posts in System-Level Design »

Latest Blogs

Guest Blog

Happy 25th Birthday, HAL!

AI has come a long way since HAL became operational....
Editor's Note

So Much For Pure Science

Mathematics has confused everyone since the dawn of civilization....
What Were They Thinking

Crazy Christmas Patents

There is no end to the things that people think are worth patenting, especially ...
A System Perspective

Transistor-Level Defect Diagnosis

Cell-aware diagnosis is useful for finding problems at leading-edge nodes, and a...
A View From the Top

Virtual Iron (Chef)

Virtual prototyping, like cooking, can be learned by focusing on a few key eleme...
Frankly Speaking

Top 7 Verification Trends For 2017—Changes In The Game Of Ecosystems

In the coming year, look for verification to become a whole lot smarter....
NoC NoC

ISO 26262 Functional Safety Training Resources

Keep your skills up-to-date to avoid missing automotive opportunities....
Design & Verification

FPGA VHDL Verification

How can we do this faster and with better quality - at no extra cost?...
Semi Thoughts

All I Want For Christmas...

A design technology wish list....
Just A Formality

Solving Einstein’s Riddle Using Formal Verification

A classic logic puzzle for the holidays....
Embedded Software

Constructing The Pillars Of The ARM HPC Ecosystem

Alternative HPC architectures will only happen if a strong supporting software e...
DAC Exchange

Executive Committee Members You Need To Know...

...And your first slate of deadlines....
Architect's Diary

OSDN – On-chip Software Defined Network

Not just another NoCoff....
Against The Grain

The Trust Burning Debug Cycle From Hell

Is my untested code a menace to the team? It gets personal....
Design & Verification

The Problem With CDCs

And how it affects your DO-254 project...
Knowledge Central

Major Growth For Knowledge Center

An update on the Knowledge Center, plus a few pop quizzes....

Knowledge Centers
Entities, people and technologies explored


  Trending Articles

Happy 25th Birthday, HAL!

AI has come a long way since HAL became operational.

Architect Specs Harder To Follow

Each new node adds uncertainties and problems, especially at 7nm. Interdisciplinary communication becomes essential.

Overcoming The Limits Of Scaling

Experts at the table, part 3: Looking at IP from a system level; the good and bad of advanced packaging; the benefits of machine learning.

The Week In Review: Design

Synopsys acquires static analysis company; Bluetooth 5 VIP; MIPI I3C spec; ISO 26262 qualification program.

The Week In Review: Design

LPDDR3 controller; Bluetooth 5 RF IP; DisplayPort controllers; discussion on open source and RISC-V; DAC submissions open.