Functional verification of SoCs always has some kind of set up process. For complex SoCs, at least, this initial set up phase often consumes from 20 to 90% of each test’s total simulation time. And thousands of tests are run in the verification of a design.
This set up phase could be either executing the exact same sequence of simulation steps, or programming the design to reach the same i...
» read more
