Author's Latest Posts


Blog Review: April 20


Synopsys' Michael Posner digs into the relationships between USB Type-C, USB 3.1, Power Delivery and DisplayPort specifications. Cadence's Paul McLellan listens in on a discussion of the memory market's growth in China, and what's on the horizon. Mentor's Andy Macleod looks at the challenges that come with the increased car customization consumers are demanding. An energy-harvesting, t... » read more

Power/Performance Bits: April 19


Ferroelectric non-volatile memory Scientists from the Moscow Institute of Physics and Technology (MIPT), the University of Nebraska, and the University of Lausanne in Switzerland succeeded in growing ultra-thin (2.5-nanometer) ferroelectric films based on hafnium oxide that could potentially be used to develop non-volatile memory elements called ferroelectric tunnel junctions. The film was g... » read more

The Week In Review: Design/IoT


Mergers & Acquisitions Cadence acquired [getentity id="22444" comment="Rocketick"], an Israel-based company focused on multicore parallel simulation. Founded in 2008, their original rise and claim to fame was acceleration on GPUs, having received significant funding from Nvidia. The deal is expected to close in the second quarter of fiscal 2016, and terms were not disclosed. Tools &am... » read more

Blog Review: April 13


A Lam Research staff writer discusses the transformational effects of NAND flash memory and looks at the challenges of the next step: building 3D NAND structures. With the recent reports of people lining up to preorder the Model 3, Tesla may seem like the hottest electric vehicle company right now. But Mentor's Andrew Macleod argues it may actually be BYD Auto, a Chinese company that that so... » read more

Power/Performance Bits: April 12


Digital storage in DNA Computer scientists and electrical engineers from University of Washington and Microsoft detailed one of the first complete systems to encode, store and retrieve digital data using DNA molecules, which can store information millions of times more compactly than current archival technologies. Progress in DNA storage has been rapid: in 1999, the state-of-the-art in DN... » read more

The Week In Review: Design/IoT


Tools Cadence unveiled the latest updates to its Virtuoso platform, adding enhanced data handling for up to 20X improvement in loading waveform databases in excess of 1GB and a 50X improvement in versioning and loading set-up files into the environment in the Analog Design Environment. Updates to the Layout Suite offer up to 100X accelerated zoom, pan, drag and draw performance on large layo... » read more

Blog Review: April 6


A wall of underground ice is being built to contain contaminated water runoff from the Fukushima nuclear power plant and Swedish researchers want to make windowpanes out of wood, in this week's top tech picks from Ansys' Justin Nescott. Plus, if you're concerned about being spied on by aliens, there's a way the earth could hide. Mentor's Andrew Macleod digs into the problems of centralizing ... » read more

Power/Performance Bits: April 5


DNA diodes Researchers at the University of Georgia and at Ben-Gurion University in Israel created nanoscale electronic components from single DNA molecules. "For 50 years, we have been able to place more and more computing power onto smaller and smaller chips, but we are now pushing the physical limits of silicon," said Bingqian Xu, an associate professor in the UGA College of Engineerin... » read more

The Week In Review: Design/IoT


Tools Synopsys unveiled a new custom design solution targeting FinFET layout, introducing visually-assisted routing automation, a built-in design rule checking engine, templates to apply previous layout decisions to new designs, and IC Compiler integration. TSMC certified the new tool for 10nm and 7nm FinFET process technologies. It has also been adopted by STMicroelectronics, GSI Technology... » read more

Blog Review: March 30


Are we in a new wave of formal? Mentor's Joe Hupcey III highlights several things from DVCon that indicate formal is becoming a cornerstone of mainstream verification flows. Synopsys' Graham Etchells continues his search for more ways to bring greater efficiency to the FinFET layout process, and the downsides to custom routing solutions. Cadence's Paul McLellan takes a look at TSMC's rapi... » read more

← Older posts Newer posts →