Author's Latest Posts

High-Performance P-Type FET Arrays With Single-Crystal 2D Semiconductors And Fermi-Level-Tuned vdW Contact Electrodes
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “Fabrication of p-type 2D single-crystalline transistor arrays with Fermi-level-tuned van der Waals semimetal electrodes” was published by researchers at Ulsan National Institute of Science and Technology (UNIST), University of Pennsylvania, Institute for Basic Science (IBS), Sogang University, and Changwon National University. Abstract: "High-performance p-type t... » read more

How A Highly Controllable SDE Can Be Achieved In A Josephson Junction Where The Normal Section Is A Magnetic Racetrack 
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “Josephson transistor from the superconducting diode effect in domain wall and skyrmion magnetic racetracks” was published by researchers at University of Basel. Abstract: "In superconductors, the combination of broken time-reversal and broken inversion symmetries can result in a critical current being dependent on the direction of current flow. This phenomenon is... » read more

A Performance-Aware Framework For Co-Optimizing Floorplan And Performance Of Chiplet-Based Architecture
By Technical Paper Link - 10 Aug, 2023 - Comments: 0

A technical paper titled “Floorplet: Performance-aware Floorplan Framework for Chiplet Integration” was published by researchers at Chinese University of Hong Kong and University of California Berkeley. Abstract: "A chiplet is an integrated circuit that encompasses a well-defined subset of an overall system's functionality. In contrast to traditional monolithic system-on-chips (SoCs),... » read more

Modeling Optical Loss And Crosstalk Noise For Silicon-Photonic-Based Neural Networks Of Different Scales 
By Technical Paper Link - 10 Aug, 2023 - Comments: 0

A technical paper titled “Analysis of Optical Loss and Crosstalk Noise in MZI-based Coherent Photonic Neural Networks" was published by researchers at Colorado State University (Fort Collins), NVIDIA, and Arizona State University. Abstract: "With the continuous increase in the size and complexity of machine learning models, the need for specialized hardware to efficiently run such model... » read more

A RISC-V Capability Architecture Orchestrating Compiler, Architecture, And System Designs For Full Memory Safety (Georgia Tech, Arm Research)
By Technical Paper Link - 08 Aug, 2023 - Comments: 0

A technical paper titled “RV-CURE: A RISC-V Capability Architecture for Full Memory Safety” was published by researchers at Georgia Institute of Technology and Arm Research. Abstract: "Despite decades of efforts to resolve, memory safety violations are still persistent and problematic in modern systems. Various defense mechanisms have been proposed, but their deployment in real systems re... » read more

A Search Framework That Optimizes Hybrid-Device IMC Architectures For DNNs, Using Chiplets
By Technical Paper Link - 08 Aug, 2023 - Comments: 0

A technical paper titled “HyDe: A Hybrid PCM/FeFET/SRAM Device-search for Optimizing Area and Energy-efficiencies in Analog IMC Platforms” was published by researchers at Yale University. Abstract: "Today, there are a plethora of In-Memory Computing (IMC) devices- SRAMs, PCMs & FeFETs, that emulate convolutions on crossbar-arrays with high throughput. Each IMC device offers its own pr... » read more

New & Faster Single-Crystalline Oxide Thin Films (Max Planck, Cambridge, U of Penn.)
By Technical Paper Link - 07 Aug, 2023 - Comments: 0

A technical paper titled “Li iontronics in single-crystalline T-Nb2O5 thin films with vertical ionic transport channels” was published by researchers at Max Planck Institute of Microstructure Physics, University of Cambridge, University of Pennsylvania, Gumi Electronics and Information Technology Research Institute, Northwestern University, and ALBA Synchrotron Light Source. Abstract: "Th... » read more

Industry 4.0 Paradigms For Chip Workforce Development And Domestic Production: Using Automation And AR/VR
By Technical Paper Link - 07 Aug, 2023 - Comments: 0

A technical paper titled “From Talent Shortage to Workforce Excellence in the CHIPS Act Era: Harnessing Industry 4.0 Paradigms for a Sustainable Future in Domestic Chip Production” was published by researchers at University of Florida Gainesville, ZEISS Microscopy, and US Partnership for Assured Electronics (USPAE). Abstract: "The CHIPS Act is driving the U.S. towards a self-sustainable f... » read more

Modification Of An Existing E-Graph Based RTL Optimization Tool As A Formal Verification Assistant
By Technical Paper Link - 07 Aug, 2023 - Comments: 0

A technical paper titled “Datapath Verification via Word-Level E-Graph Rewriting” was published by researchers at Intel Corporation and Imperial College London. Abstract: "Formal verification of datapath circuits is challenging as they are subject to intense optimization effort in the design phase. Industrial vendors and design companies deploy equivalence checking against a golden or exi... » read more

A Chiplet-Based FHE Accelerator Design Enabling Scalability And Higher Throughput
By Technical Paper Link - 07 Aug, 2023 - Comments: 0

A technical paper titled “REED: Chiplet-Based Scalable Hardware Accelerator for Fully Homomorphic Encryption” was published by researchers at Graz University of Technology and Samsung Advanced Institute of Technology. Abstract: "Fully Homomorphic Encryption (FHE) has emerged as a promising technology for processing encrypted data without the need for decryption. Despite its potential, its... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2025 SMG   |  Terms of Service  |  Privacy Policy