Alternative Text

Ed Sperling

  (all posts)
Ed Sperling is the editor in chief of Semiconductor Engineering.

Author's Latest Posts

Making Better Use Of Memory In AI
By Ed Sperling - 13 Sep, 2019 - Comments: 0

Steven Woo, Rambus fellow and distinguished inventor, talks about using number formats to extend memory bandwidth, what the impact can be on fractional precision, how modifications of precision can play into that without sacrificing accuracy, and what role stochastic rounding can play. » read more

Another Brick Or Two In The Chip Design Wall
By Ed Sperling - 12 Sep, 2019 - Comments: 1

Physical challenges come and go in the semiconductor world. But increasingly, they also stick around, showing up in inconvenient places at the worst time. The chip industry has confronted and solved some massive challenges over the years. There was the 1 micron lithography wall, which was supposed to be impenetrable. That was followed by the 193nm litho challenge, which cost many billions of... » read more

Machine Learning Inferencing At The Edge
By Ed Sperling - 12 Sep, 2019 - Comments: 1

Ian Bratt, fellow in Arm's machine learning group, talks about why machine learning inferencing at the edge is so difficult, what are the tradeoffs, how to optimize data movement, how to accelerate that movement, and how it differs from developing other types of processors. » read more

Improving Quality Through Data Analytics
By Ed Sperling - 11 Sep, 2019 - Comments: 0

Doug Elder, vice president and general manager at OptimalPlus, explains how to utilize data to improve reliability, how it applies to different manufacturing processes, and what happens when that data is made available to more people within an organization. » read more

The Critical But Less Obvious Risks In AI
By Ed Sperling - 10 Sep, 2019 - Comments: 0

AI has been the subject of intense debate since it was first introduced back in the mid-1950s, but the real threat is a lot more mundane and potentially even more serious than the fear-inducing picture painted by its critics. Replacing jobs with technology has been a controversial subject for more than a century. AI is a relative newcomer in that debate. While the term "artificial intelligen... » read more

How Hardware Can Bias AI Data
By Ed Sperling - 10 Sep, 2019 - Comments: 1

Clean data is essential to good results in AI and machine learning, but data can become biased and less accurate at multiple stages in its lifetime—from moment it is generated all the way through to when it is processed—and it can happen in ways that are not always obvious and often difficult to discern. Blatant data corruption produces erroneous results that are relatively easy to ident... » read more

Ensuring A 5G Design Is Viable
By Ed Sperling - 09 Sep, 2019 - Comments: 0

Ron Squiers, network solutions specialist at Mentor, a Siemens Business, explains what’s different in 5G chips versus 4G, how to construct a front haul and back haul system so it is testable in the network stack. » read more

Getting Granular On The Edge
By Ed Sperling - 05 Sep, 2019 - Comments: 0

Imagine a plane flying at 30,000 feet. Two things are visible—clouds and land. In the processing world, that land mass is the edge, and as the plane begins to descend the edge begins to take on a more distinct shape and different features begin to appear. From the air, everyone can see just how large this market opportunity is. What they can't make out are the winning models for success. B... » read more

The Race For Better Computational Software
By Ed Sperling - 05 Sep, 2019 - Comments: 0

Anirudh Devgan, president of Cadence, sat down with Semiconductor Engineering to talk about computational software, why it's so critical at the edge and in AI systems, and where the big changes are across the semiconductor industry. What follows are excerpts of that conversation. SE: There is no consistent approach to how data will be processed at the edge, in part because there is no consis... » read more

IP Security In FPGAs
By Ed Sperling - 05 Sep, 2019 - Comments: 0

Quinn Jacobson, strategic architect at Achronix, talks about security in FPGAs, including how to prevent reverse engineering of IP, how to make sure the design is authentic, and how to limit access to IP in transit and in the chip. » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2024 SMG   |  Terms of Service  |  Privacy Policy