Author's Latest Posts


Konica Minolta Proves C++ Level Signoff Possibilities Using Catapult HLS Platform


A team’s ultimate goal is to move verification up to the C++ level in order to minimize the time spent in RTL verification and to achieve C++ signoff. A team at Konica Minolta® has been using the Catapult HLS Platform for many years to dramatically improve their productivity by coding at the C++ level and using the platform to generate RTL. They recently evaluated the high-level verification... » read more

Effective Elements List And Transitive Natures Of UPF Commands


Although UPF is very well defined through IEEE 1801 LRM, it is often difficult to comprehend many primitive and inherent features of individual UPF commands-options or relations between different varieties of UPF commands-options. In this paper, we provide a simplistic approach to find inherent links between UPF commands-options through their transitive nature. We also explain how these inheren... » read more

Meeting ISO 26262 Requirements Using Tessent IC Test Solutions


As the industry moves towards greater automation in vehicles, suppliers of the ICs used to drive the automotive electronic systems are rapidly adopting solutions to meet ISO 26262 requirements. The Tessent family of IC test products offers the highest defect coverage, in-system non-destructive memory test, hybrid ATPG/Logic BIST, and analog test coverage measurement. These technologies add up t... » read more

Automotive Trends Create New Challenges For Wiring Harness Development


The rapid introduction of new technologies and the influx of automotive start-ups into the market has led to a multitude of challenges for harness development. OEMs and startups alike must consider the number and sophistication of technology features they integrate into their vehicles as they have a direct effect on harness weight, bundle diameter, and cost. Electrification, autonomous drive an... » read more

Formally Ensuring Equivalence Between C++ And RTL Designs


Moving untimed C++ design descriptions through a High-Level Synthesis (HLS) flow, designers wonder if the generated, timed RTL is functionally equivalent to the original, high-level description. When they make refinements or optimize RTL for power, they naturally are concerned that these changes no longer meet their original specifications. They could create testbenches and run verification at ... » read more

Unveil The Mystery Of Code Coverage In Low-Power Designs: Achieving Power Aware Verification


This paper discusses challenges in code coverage of low-power designs and approaches to overcome those challenges. Also explained is how total coverage results can be visualized in order to achieve verification closure in significantly less time. To read more, click here. » read more

Tessent Hierarchical ATPG Reference Flow for Arm Cortex-A75


Arm and Mentor have jointly developed a reference flow for a hierarchical DFT and ATPG implementation with Tessent for any Arm subsystem based on Cortex A-series IP. The reference flow, described in this paper, provides documentation, seamless interfaces, and scripts that accelerate the implementation of a hierarchical test solution. Arm and Mentor are dedicated to enabling customer success, re... » read more

Toshiba Verifies Thermal Contribution In Motor Control Driver ICs


High output current ICs usually generate a lot of heat from the driver transistor, which affects the surrounding circuits. Therefore, it is important to take into account the transient heat based on the output current level when designing applications such as engine throttles or on/off switches for engine bulbs. In this whitepaper, the Toshiba team discusses how they used the Eldo circuit simul... » read more

AI Accelerator Ecosystem: An Overview


Companies worldwide trust the Catapult HLS Platform for designing and verifying machine learning accelerators and connecting them to systems. But, Mentor has taken a big step farther and offers an AI accelerator ecosystem that provides AI designers with an environment to jumpstart their projects. Based on years of working with designers, this ecosystem provides resources from IP libraries to fu... » read more

Selecting A Portable Stimulus Application Focal Point


The "axes of reuse" are a powerful way to identify a focal point for your application of Portable Stimulus. Picking a focal point helps to identify needed resources and identify the gap between what is needed and what already exists in your organization. Picking an initial focal point for applying Portable Stimulus doesn’t preclude expanding the application of Portable Stimulus in the future.... » read more

← Older posts Newer posts →