Author's Latest Posts

Evaluate ESD Robustness With Cell-Based P2P/CD Verification

Detecting and verifying an ESD structure can be challenging for designers without specialized ESD experience. The Calibre PERC reliability platform offers cell-based P2P and CD checks that can be used to quickly, accurately, and easily evaluate ESD robustness without the need for advanced ESD expertise. To read more, click here. » read more

An Integrated Approach To Power Domain And Clock Domain Crossing Verification

Reducing power consumption is essential for both mobile and data center applications. The challenge is to lower power while minimally impacting performance. The solution has been to partition designs into multiple power domains which allow selectively reducing voltage levels or powering off partitions. Traditional low power verification validates only the functional correctness of power control... » read more

Systematic Methodology To Solve Reset Challenges In Automotive SoCs

Modern automotive SoCs typically contain multiple asynchronous reset signals to ensure systematic functional recovery from unexpected situations and faults. This complex reset architecture leads to a new set of problems such as possible reset domain crossing (RDC) issues. The conventional clock domain and CDC verification methodologies cannot identify such critical bugs. In this paper, we prese... » read more

A Better Path From Simulink To RTL With Catapult HLS

Design teams working on ASIC or FPGA projects often start with algorithm exploration using MATLAB in order to prove out the mathematical behavior of the functional blocks at a high level of abstraction. MATLAB as a high-level programming language doesn’t support hardware architecture modeling, so many teams use the Simulink environment for performing model-based, multi-domain simulation of th... » read more

Probing UPF Dynamic Objects

This paper presents a new low-power verification methodology that makes it possible to continuously monitor the dynamic properties of UPF objects and utilize the information to develop custom low-power verification environments. Based on UPF information model concepts, it allows querying of any dynamic properties of UPF objects through a Tcl API and passing object information on to appropriatel... » read more

Accelerating Electrical Systems Design And Analysis With VeSys

Electrical systems are constantly growing, whether in passenger cars, aircraft or heavy machinery. The growing size and complexity of these systems is driving up development costs and the likelihood of errors, potentially leading to even more cost or damaged brand reputation. New electrical systems and wiring harness engineering solutions implement automation, facilitate collaboration and accel... » read more

Virtual Verification Of Computational Storage Devices

Over recent years, there has been a move to replace hard-disk drive (HDD) storage with solid-state drive (SSD) storage. SDDs are faster, contain no moving parts that can fail or be affected by environmental hazards, and the cost of SSDs has been dropping each year. Unfortunately, the verification of an SSD is quite complex. In particular because of hyperscale datacenter enterprise and client-dr... » read more

SystemVerilog Constraints

This paper looks at two of the most common issues when constraint solver results do not match your intent: Not understanding how Verilog expression evaluation rules apply to interpret the rules of basic algebra and not understanding the affect probability has on choosing solution values. Coding recommendations for improving your code to get better results are provided. To read more, click here. » read more

The Advantages Of MBSE-Driven E/E Architecture

Vehicles in all sectors are growing in complexity as OEMs develop sophisticated platforms with growing levels of automation and connectivity. To cope with this growing complexity, automotive, aerospace and commercial vehicle OEMs must evolve their architectural design processes to leverage MBSE and the digital thread. Today’s E/E system engineering solutions help companies implement MBSE by p... » read more

Increase LVS Verification Productivity In Early Design Cycles

With the innovative Calibre nmLVS-Recon early verification tool, designers can run targeted short isolation analysis and debugging on blocks, macros and chips in early design phases. The Calibre nmLVS-Recon short isolation use model focuses on fast, efficient, prioritized short isolation and short paths debugging. To read more, click here. » read more

← Older posts