Author's Latest Posts

How Multi-Die Systems Are Transforming Electronic Design
By Synopsys - 11 Oct, 2023 - Comments: 0

How can the electronics industry continue as Moore’s law slows, system complexity increases, and the number of transistors balloons to trillions? Multi-die systems have emerged as the solution to go beyond Moore’s law and address the challenges of systemic complexity, allowing for accelerated, cost-effective scaling of system functionality, reduced risk and time to market, lower system p... » read more

How Quickly Will Multi-Die Systems Change Semiconductor Design?
By Synopsys - 04 Oct, 2023 - Comments: 0

For many decades, semiconductor design and implementation has been focused on monolithic, ever-larger and more complex single-chip implementation. This system-on-chip approach is now changing for a variety of reasons. The new frontier utilizes many chips assembled in new ways to deliver the required form-factor and performance. Multi-die systems are paving the way for new types of semiconduc... » read more

Universal Verification Methodology Coverage For Bluespec RISC-V Cores
By Synopsys - 27 Sep, 2023 - Comments: 0

Attempting to achieve complete RISC-V verification requires multiple methodologies, one of which is coverage driven simulation based on UVM constrained random methods and complaint with the Universal Verification Methodology (UVM) standard. This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solu... » read more

Understanding UVM Coverage For RISC-V Processor Designs
By Synopsys - 13 Sep, 2023 - Comments: 0

Attempting to achieve complete RISC-V verification requires multiple methodologies employing a wide range of relevant tools, including: • Coverage driven simulation based on UVM constrained random methods and compliant with the Universal Verification Methodology (UVM) standard • Static and formal property verification • Equivalence checking • Emulation and FPGA based verific... » read more

Synopsys Timing Constraints Manager: Constraint Verification
By Synopsys - 11 Sep, 2023 - Comments: 0

Constraint verification refers to the verification of the contents of an SDC file to flag situations where the specified constraints are either incorrect, or incomplete, both of which, if not addressed, could result in silicon failure. The key to constraint verification is the ability to flag real issues without swamping an engineer with noise: issues that upon designer review result in no chan... » read more

A Perfect Blend Of Quality In Functional Safety To Accelerate An Automotive IP Product Release
By Synopsys - 06 Sep, 2023 - Comments: 0

The integration of functional safety and quality into the automotive development process is crucial for ensuring the safety and reliability of vehicles on the road. Automotive manufacturers must take a comprehensive approach to both functional safety and quality, considering all aspects of the vehicle from design to production and beyond. This includes the use of advanced technologies s... » read more

Power Supply Noise Effects On Jitter In Clock Synchronous Systems With Emphasis On Memory Interfaces
By Synopsys - 23 Aug, 2023 - Comments: 0

In today's fast-paced digital world, the performance and capacity of high-speed memory has become crucial for a wide range of applications, from personal computing devices to data centers and high-performance computing systems. Designers face challenges in optimizing their designs for speed, power efficiency, and reliability — all while ensuring robustness in the face of power supply noise. T... » read more

Power Supply Noise Effects On Jitter In Clock Synchronous Systems With Emphasis On Memory Interfaces
By Synopsys - 09 Aug, 2023 - Comments: 0

Power Supply Noise Effects on Jitter in Clock Synchronous Systems with Emphasis on LPDDR5X, DDR5 and HBM3 In today's fast-paced digital world, the performance and capacity of high-speed memory has become crucial for a wide range of applications, from personal computing devices to data centers and high-performance computing systems. Designers face challenges in optimizing their designs ... » read more

FMEDA Powered Safety Verification Methodology For Semiconductors
By Synopsys - 08 Aug, 2023 - Comments: 0

Today’s automobiles require increasingly complex systems and chips, adherence to functional safety processes has become essential during the design development phase. The intricate nature of  semiconductors used in automotive applications is driving the need for functional safety throughout the entire supply chain, reaching not just the automobile manufacturers but also the semiconductor des... » read more

Solving the AppSec Puzzle: Connecting AppSec To Your DevOps Pipeline
By Synopsys - 02 Aug, 2023 - Comments: 0

Integrating application security (AppSec) into your software development life cycle and DevOps pipeline is increasingly important in today’s development environment. Commonly referred to as “shifting left” or “shifting everywhere,” AppSec integration helps avoid the late-stage testing and development that can delay product releases or lead to overlooked risks being promoted into produ... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2025 SMG   |  Terms of Service  |  Privacy Policy