Author's Latest Posts

Flexible Hybrid Electronics: Future Standards For Next-Gen 5G/mmWave Wearable and Conformal Applications
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “Additively manufactured flexible on-package phased array antennas for 5G/mmWave wearable and conformal digital twin and massive MIMO applications” was published by researchers at Georgia Institute of Technology. Abstract: "This paper thoroughly investigates material characterization, reliability evaluation, fabrication, and assembly processes of additively manufa... » read more

Neuromorphic Computing: Graphene-Based Memristors For Future AI Hardware From Fabrication To SNNs
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “A Review of Graphene-Based Memristive Neuromorphic Devices and Circuits” was published by researchers at James Cook University (Australia) and York University (Canada). Abstract: "As data processing volume increases, the limitations of traditional computers and the need for more efficient computing methods become evident. Neuromorphic computing mimics the brain's... » read more

New Architecture Elements For 5G RF Front-End Modules To Reduce Noise, Improve Efficiency, And Allow Multiple Radio Transmitters
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “Circuits for 5G RF front-end modules” was published by researchers at Skyworks Solutions Inc. Abstract: "Worldwide adoption of fourth-generation wireless (4G) long-term evolution (LTE) smartphones and the actual transition to fifth-generation wireless (5G) is the main driving engine for semiconductor industry. 5G is expected to reach high data rate speeds (1 Gbps... » read more

High-Performance P-Type FET Arrays With Single-Crystal 2D Semiconductors And Fermi-Level-Tuned vdW Contact Electrodes
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “Fabrication of p-type 2D single-crystalline transistor arrays with Fermi-level-tuned van der Waals semimetal electrodes” was published by researchers at Ulsan National Institute of Science and Technology (UNIST), University of Pennsylvania, Institute for Basic Science (IBS), Sogang University, and Changwon National University. Abstract: "High-performance p-type t... » read more

How A Highly Controllable SDE Can Be Achieved In A Josephson Junction Where The Normal Section Is A Magnetic Racetrack 
By Technical Paper Link - 15 Aug, 2023 - Comments: 0

A technical paper titled “Josephson transistor from the superconducting diode effect in domain wall and skyrmion magnetic racetracks” was published by researchers at University of Basel. Abstract: "In superconductors, the combination of broken time-reversal and broken inversion symmetries can result in a critical current being dependent on the direction of current flow. This phenomenon is... » read more

A Performance-Aware Framework For Co-Optimizing Floorplan And Performance Of Chiplet-Based Architecture
By Technical Paper Link - 10 Aug, 2023 - Comments: 0

A technical paper titled “Floorplet: Performance-aware Floorplan Framework for Chiplet Integration” was published by researchers at Chinese University of Hong Kong and University of California Berkeley. Abstract: "A chiplet is an integrated circuit that encompasses a well-defined subset of an overall system's functionality. In contrast to traditional monolithic system-on-chips (SoCs),... » read more

Modeling Optical Loss And Crosstalk Noise For Silicon-Photonic-Based Neural Networks Of Different Scales 
By Technical Paper Link - 10 Aug, 2023 - Comments: 0

A technical paper titled “Analysis of Optical Loss and Crosstalk Noise in MZI-based Coherent Photonic Neural Networks" was published by researchers at Colorado State University (Fort Collins), NVIDIA, and Arizona State University. Abstract: "With the continuous increase in the size and complexity of machine learning models, the need for specialized hardware to efficiently run such model... » read more

A RISC-V Capability Architecture Orchestrating Compiler, Architecture, And System Designs For Full Memory Safety (Georgia Tech, Arm Research)
By Technical Paper Link - 08 Aug, 2023 - Comments: 0

A technical paper titled “RV-CURE: A RISC-V Capability Architecture for Full Memory Safety” was published by researchers at Georgia Institute of Technology and Arm Research. Abstract: "Despite decades of efforts to resolve, memory safety violations are still persistent and problematic in modern systems. Various defense mechanisms have been proposed, but their deployment in real systems re... » read more

A Search Framework That Optimizes Hybrid-Device IMC Architectures For DNNs, Using Chiplets
By Technical Paper Link - 08 Aug, 2023 - Comments: 0

A technical paper titled “HyDe: A Hybrid PCM/FeFET/SRAM Device-search for Optimizing Area and Energy-efficiencies in Analog IMC Platforms” was published by researchers at Yale University. Abstract: "Today, there are a plethora of In-Memory Computing (IMC) devices- SRAMs, PCMs & FeFETs, that emulate convolutions on crossbar-arrays with high throughput. Each IMC device offers its own pr... » read more

New & Faster Single-Crystalline Oxide Thin Films (Max Planck, Cambridge, U of Penn.)
By Technical Paper Link - 07 Aug, 2023 - Comments: 0

A technical paper titled “Li iontronics in single-crystalline T-Nb2O5 thin films with vertical ionic transport channels” was published by researchers at Max Planck Institute of Microstructure Physics, University of Cambridge, University of Pennsylvania, Gumi Electronics and Information Technology Research Institute, Northwestern University, and ALBA Synchrotron Light Source. Abstract: "Th... » read more

← Older posts Newer posts →

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2025 SMG   |  Terms of Service  |  Privacy Policy