PCB performance classes; DisplayPort 2.0; earthquake resiliency.
Mentor’s John McMillan takes a look at the three general classes that have been established by IPC-2221B to reflect progressive increases in sophistication, functional performance requirements, and testing/inspection frequency for PCBs.
Synopsys’ Dinesh Siwal and Thenmozhy Kaliyamurthy point out the new features and improvements in DisplayPort 2.0, including greater speeds, better power efficiency, and higher resolutions.
Cadence’s Paul McLellan considers the different ways that have been used to calculate carrying a number, from mechanical calculators to carry-lookahead adders in electronics.
SEMI’s Jim Hamajima checks out how Japanese semiconductor companies are approaching earthquake resiliency and the lessons past earthquakes can offer for disaster preparedness and business continuity planning.
ANSYS’ Chris Montgomery digs into design failure mode and effect analysis (DFMEA) and how to determine whether it is applicable to your project, plus common user mistakes.
Silicon Labs’ Leigh Pankonien and Siddharth Sundar discuss why you shouldn’t rule out Wi-Fi for low power IoT applications and the advantages and challenges that developers should keep in mind.
A Rambus writer traces the path toward neuromorphic computing from the earliest conceptions in the ’80s to the cutting edge today.
Arm’s Charlotte Christopherson highlights an effort at the University of Bristol to establish a new research facility that will investigate things such as cybersecurity of critical infrastructure, challenges faced by smart cities, and how digital technologies are experienced by different social groups.
Plus, check out the blogs featured in the latest Low Power-High Performance newsletter:
Editor In Chief Ed Sperling argues that just because millimeter wave technology is built into a handset doesn’t mean it will be useful.
Mentor’s Progyna Khondkar urges engineers to become more accurate, productive, and consistent by understanding the inherent features of UPF commands and options.
Synopsys’ Johannes Stahl stresses the need for making accurate estimates of power consumption now that most chip designs employ low-power design techniques.
Rambus’ Frank Ferro looks at GDDR and how to get enough bandwidth to meet the demands of ever more sophisticated AI/ML applications.
Adesto’s Jen Bernier-Santarini explains how a fermentation tank networked communication system is used to ensure the optimal temperature for brewing and winemaking.
Leave a Reply