tag: Asahi Kasei Microdevices

Chip Industry Week in Review

By The SE Staff - 09 May, 2025 - Comments: 0

Check out the Inside Chips podcast for our behind-the-scenes analysis. The U.S. government is rescinding a Biden-era AI export rule that would have imposed complex restrictions on how U.S. chip and AI technology is sold abroad, a move welcomed by companies like Nvidia, reports Bloomberg. While new, simpler guidelines are expected in the coming months, the decision introduces short-term uncer... » read more

Chip Industry Week in Review

By The SE Staff - 02 May, 2025 - Comments: 0

Check out the Inside Chips podcast for our behind-the-scenes analysis of changes at Intel Foundry. Intel rolled out its updated process technology roadmap this week, along with early process design kit (PDK) for its 14A gate-all-around process technology. That node will utilize high-NA EUV, and include direct contact power delivery, the second generation of its backside power delivery techno... » read more

The Week In Review: Design/IoT

By Jesse Allen - 01 Apr, 2016 - Comments: 0

Tools Synopsys unveiled a new custom design solution targeting FinFET layout, introducing visually-assisted routing automation, a built-in design rule checking engine, templates to apply previous layout decisions to new designs, and IC Compiler integration. TSMC certified the new tool for 10nm and 7nm FinFET process technologies. It has also been adopted by STMicroelectronics, GSI Technology... » read more

Trending Articles

Advanced Packaging Fundamentals for Semiconductor Engineers

New SE eBook examines the next phase of semiconductor design, testing, and manufacturing.

Chiplet Tradeoffs And Limitations

Multi-die assemblies offer more flexibility, but figuring out the right amount of customization can have a big impact on power, performance, and cost.

by Ann Mutschler

Chip Industry Week in Review

TSMC's technology roadmap; Intel cuts; reciprocal hacking; McKinsey on IC challenges, ML algorithm table; subsystem chiplets; cross-domain PLM; magnetic switches; sarin sensors.

by The SE Staff

AI Agents Need Goals

AI cannot optimize unless it can measure progress towards goals, but defining those goals is not easy, especially when looking at the entire development flow.

by Brian Bailey

Three-Way Race To 3D-ICs

Intel, TSMC, and Samsung are developing a broad set of technologies and relationships that will be required for the next generation of AI chips.

Knowledge Centers
Entities, people and technologies explored

Related Articles

Global IC Fabs And Facilities Report: 2024

Companies poured billions into fabs and facilities around the world as regions continue to build self-sufficiency and form hubs with friendly nations.

by Liz Allan

Speeding Up Computational Lithography With The Power And Parallelism Of GPUs

A new lithography library brings mask optimization operations to GPUs.

by Thuc Dam

EUV’s Future Looks Even Brighter

Demand for AI chips is growing exponentially, but costs and complexity limit the technology to a handful of companies. That could soon change.

by Gregory Haley

Impact of Extremely Low Temperatures On The 5nm SRAM Array Size and Performance

by Technical Paper Link

Linear Pluggable Optics Save Energy In Data Centers

New OIF electrical standards will enable interoperability, adding another option for faster and more efficient data movement.

by Bryon Moyer

Chip Architectures Becoming Much More Complex With Chiplets

Options for how to build systems increase, but so do integration issues.

by Ed Sperling and Ann Mutschler

Startup Funding: Q1 2025

AI chips and data center communications see big funding; 75 startups raise $2 billion.

by Jesse Allen

Advanced Packaging Fundamentals for Semiconductor Engineers

New SE eBook examines the next phase of semiconductor design, testing, and manufacturing.

by Bryon Moyer

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2025 SMG | Terms of Service | Privacy Policy