tag: coupled control loops

Reducing Voltage Guard Band

By Barry Pangrle - 13 Mar, 2025 - Comments: 0

The 2025 International Solid State Circuits Conference was held in San Francisco from February 16th to 20th. IBM presented three papers[1,2,3] based on their Samsung 5nm Tellum II chip. These are interesting in terms of the technology and the specifics about the design and measures taken to improve energy efficiency and reduce power. My first remembrance of a company specializing in guard-ba... » read more

Trending Articles

Linear Pluggable Optics Save Energy In Data Centers

New OIF electrical standards will enable interoperability, adding another option for faster and more efficient data movement.

EUV’s Future Looks Even Brighter

Demand for AI chips is growing exponentially, but costs and complexity limit the technology to a handful of companies. That could soon change.

by Gregory Haley

Interconnects Approach Tipping Point

The 10 angstrom node will usher in new architectures, tooling, and materials, forcing a massive change in the way fabs build interconnects.

by Laura Peters

Chip Industry Week In Review

Critical IC mineral concerns; wafer shipments shrink; Europe bets big on AI; new ultrasonic cleaner; high-speed DRAM test; Europe's 6G; HW-assisted verification; India IC grows; NPU acquisition; power spikes in AI workloads.

by The SE Staff

What’s Next In Advanced Packaging?

Momentum is building for organic interposers, 3D stacking, and photonics, but questions remain about how the industry gets there and what kinds of tradeoffs will be necessary.

by Ed Sperling And Laura Peters

Knowledge Centers
Entities, people and technologies explored

Related Articles

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Is In-Memory Compute Still Alive?

It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.

by Bryon Moyer

Managing The Huge Power Demands Of AI Everywhere

More efficient hardware, better planning, and better utilization of available power can help significantly.

by Ann Mutschler

2025: So Many Possibilities

This will be an incredible year for innovation, driven by AI and for AI, and pushing the limits of fundamental physics.

by Brian Bailey

Signal Integrity Plays Increasingly Critical Role In Chiplet Design

Chiplet design engineers have complex new considerations compared to PCB concepts.

by Ann Mutschler

New AI Data Types Emerge

Several PPA considerations mean no single type of data is ideal for all AI models.

by Bryon Moyer

Chiplets: Where Are We Today?

The use of chiplet-based designs is expected to expand beyond high-performance parts to the broader market.

by Barry Pangrle

Chiplet Interconnects Add Power And Signal Integrity Issues

More choices, interactions, and tiny dimensions create huge headaches.

by Adam Kovac

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2025 SMG | Terms of Service | Privacy Policy