Stacking chiplets vertically using short and direct wafer-to-wafer bonds can reduce signal delay to negligable levels, enabling smaller, thinner packages with faster memory/processor speeds and lower power consumption.
The race is on to implement wafer stacking and die-to-wafer hybrid bonding, now considered essential for stacking logic and memory, 3D NAND, and possibly multi-layer DRAM stac...
» read more
