tag: network architectures

How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks

By Ron Lowman - 16 Jan, 2025 - Comments: 0

By Ron Lowman and Jon Ames AI workloads are significantly driving innovation in the interface IP market. The exponential increase in AI model parameters, doubling approximately every 4-6 months, stands in stark contrast to the slower pace of hardware advancements dictated by Moore's Law, which follows an 18-month cycle. This discrepancy demands hardware innovations to support AI workloads, c... » read more

Trending Articles

Baby Steps Toward 3D DRAM

Stacking layers means a complete architecture rethink.

What’s Next For Through-Silicon Vias

Fab tools are being fine-tuned for TSV processes as demand ramps for everything from HBM to integrated RF, power, and MEMS in 3D packaging.

by Laura Peters

Chip Industry Week in Review

Next-gen EUV laser R&D; $285M CHIPS Act award; U.S. microelectronics research centers; Synaptics-Google deal; maskless microLED DUV; Micron's $2B fab expansion; Tesla sales slump; USB-C mandate in Europe.

by The SE Staff

Strain, Stress In Advanced Packages Drives New Design Approaches

Heterogenous integration is pushing chip and package designers to consider multi-physics effects as early as the initial architectural planning stage; new tools may be needed.

by Ann Mutschler

Navigating Increased Complexity In Advanced Packaging

Variability is a growing challenge; achieving higher yields requires even tighter control and precision.

by Gregory Haley

Knowledge Centers
Entities, people and technologies explored

Related Articles

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

GDDR7 Memory Supercharges AI Inference

High bandwidth and low latency are paramount for AI-powered edge and endpoints.

by Tim Messegee

Is In-Memory Compute Still Alive?

It hasn’t achieved commercial success, but there is still plenty of development happening; analog IMC is getting a second chance.

by Bryon Moyer

Managing The Huge Power Demands Of AI Everywhere

More efficient hardware, better planning, and better utilization of available power can help significantly.

by Ann Mutschler

Big Changes Ahead For Analog Design

In-house flows are unable to keep up with foundry PDKs and heterogeneous integration, but commercial EDA tools add their own set of challenges.

by Ed Sperling

How Big A Deal Is Aging?

Aging must be understood, analyzed, and mastered. Until then, additional margins are the only way out.

by Brian Bailey

New AI Data Types Emerge

Several PPA considerations mean no single type of data is ideal for all AI models.

by Bryon Moyer

Chiplet Interconnects Add Power And Signal Integrity Issues

More choices, interactions, and tiny dimensions create huge headaches.

by Adam Kovac

About

Navigation

Connect With Us

Facebook
Twitter @semiEngineering
LinkedIn
YouTube

Copyright ©2013-2025 SMG | Terms of Service | Privacy Policy