By Magdy Abadir and Yehea Ismail
For chips designed at advanced technology nodes, interconnect is the dominant contributor towards delay, power consumption, and reliability.
Major interconnects such as clock trees, power distribution networks and wide buses play a significant role in chip failure mechanisms such as jitter, noise coupling, power distribution droops, and electro-migration. ...
» read more
