Research paper titled “Synaptic transistors with a memory time tunability over seven orders of magnitude” from researchers at The University of Manchester (UK) and Shandong Technology Center of Nanodevices and Integration, School of Microelectronics, Shandong University, China.
Abstract
“The human brain is capable of short- and long-term memory with retention times ranging from a few seconds to several years. Electrolyte-gated transistors have drawn attention for their potential to mimic synaptic behaviors in neuromorphic applications, but they generally operate at low voltages to avoid instability and, hence, offer limited tunability. Sputtered silicon dioxide electrolytes are utilized in this work to gate indium-gallium-zinc-oxide thin-film transistors, which offer robust operation at much higher voltages. The synaptic memory behavior is studied under single and multiple pulses and under mild (1 V) and strong stimuli (up to 8 V). The devices are found to be capable of providing an extremely wide range of memory retention time from ∼2 ms to ∼20 000 s, over seven orders of magnitude. Furthermore, based on the experimental data on individual transistors, pattern learning and memorizing functionalities are conceptually demonstrated.”
Find the technical paper here. Published June 2022.
Yang Ming Fu, Tianye Wei, Joseph Brownless, Long Huang, and Aimin Song , “Synaptic transistors with a memory time tunability over seven orders of magnitude”, Appl. Phys. Lett. 120, 252903 (2022) https://doi.org/10.1063/5.0095730.
Visit Semiconductor Engineering’s Technical Paper library here and discover many more chip industry academic papers.
Steps are being taken to minimize problems, but they will take years to implement.
But that doesn’t mean it’s going to be mainstream anytime soon.
Companies are speeding ahead to identify the most production-worthy processes for 3D chip stacking.
New capacity planned for 2024, but production will depend on equipment availability.
L5 vehicles need at least 10 more years of development.
Increased transistor density and utilization are creating memory performance issues.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
The industry reached an inflection point where analog is getting a fresh look, but digital will not cede ground readily.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Steps are being taken to minimize problems, but they will take years to implement.
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
Leave a Reply