Author's Latest Posts


LVS Boxing Helps Designers Knock Out Designs Quickly


Keeping up with the constant demand for better, faster design flow performance while preserving the original layout hierarchy of a design can be very challenging during design verification. Designers must constantly manage tradeoffs between performance, database size, and accuracy. In the early design cycle, using the LVS boxing capabilities of Calibre nmLVS to replace incomplete or missing blo... » read more

Optimizing Testbench Acceleration Performance


Part 3 in a series of papers that demystify the performance of SystemVerilog and UVM testbenches when using an emulator for the purpose of hardware-assisted testbench acceleration. In these three papers, architectural and modeling requirements are described, followed by a recommended systematic approach for maximizing overall testbench acceleration speed-up and achieving your ultimate performan... » read more

STMicroelectronics Successfully Designs Automotive Circuits


Widely-adopted by the automotive IC industry, the Bipolar, CMOS, DMOS (BCD) technology for intelligent power applications invented by STMicroelectronics has benefited automotive IC designers and their consumers for over a decade. The BCD technology (Figure 1) has required innovative techniques to ensure that automotive ICs can stand up to the harsh environments and high reliability requirements... » read more

Electronic Design Creation: Overcoming PCB Design Challenges


Think of all the parts that make up the human body: legs, hands, lungs, bones, muscles, and so forth. Yet we are more than mere parts and organs, more than materials and functions. We are human beings. If one part doesn’t work smoothly, all parts are affected. This paper describes how the principle of 'gestalt,' in which an entity is more than the sum of its parts, pertains to the process of ... » read more

Introduction To Multi-Patterning


Multi-patterning enables accurate lithographic resolution at today's most advanced nodes. Learn about the basics of this technology, and how it impacts your IC design and verification tasks and responsibilities. To read more, click here. » read more

Testbench Acceleration Performance Demystified


Part 2 in a series of papers that demystify the performance of SystemVerilog and UVM testbenches when using an emulator for the purpose of hardware-assisted testbench acceleration. In these three papers, architectural and modeling requirements are described, followed by a recommended systematic approach for maximizing overall testbench acceleration speed-up and achieving your ultimate performan... » read more

Systems Engineering Approach To Electrical Wire Interconnection System (EWIS) Development


The development of the Electrical Wire Interconnection System, or EWIS, for today’s advanced aircraft is one of the most complicated engineering activities around. In addition to having to respond to very high rates of change during development, the aircraft are continually evolving in electronic and electrical content through their entire lifecycle. Relatively new mandates, such as the CFR P... » read more

Reducing Design Risk With Testbench Acceleration


Part 1 in a series of papers that demystify the performance of SystemVerilog and UVM testbenches when using an emulator for the purpose of hardware-assisted testbench acceleration. In these three papers, architectural and modeling requirements are described, followed by a recommended systematic approach for maximizing overall testbench acceleration speed-up and achieving your ultimate performan... » read more

A Pattern Of Success: Calibre Pattern Matching


Calibre Pattern Matching allows you to define specific geometric configurations as visual patterns, directly from a design layout. With this visual representation, Calibre Pattern Matching opens up a whole new way to define design rules for both established and advanced nodes, and enables a wide range of innovative applications across design, verification, and test. This white paper introduces ... » read more

An Introduction to Reducing Dynamic Power Using PowerPro


At many companies, the job of power reduction is left to power experts. These experts have built up knowledge and methodologies over many years, which they repeatedly apply to designs in their groups. This approach is very narrow and it not scalable across multiple groups in the company. Companies have begun to realize the limitations of this approach. More and more RTL designers are being task... » read more

← Older posts Newer posts →