Author's Latest Posts

DPA Countermeasures

Smartphones, tablets and other mobile devices con- tain cryptographic keys that protect payments, VPN/network connections and on-device flash memory. Although some smartphones and other devices contain countermeasures, many do not and can be easily compromised. Even a simple radio can tune into the radio frequency emissions from mobile devices and gather side channel information. In some cases,... » read more

Rethinking SoC Verification

The introduction of the iPhone in 2007 represented a fundamental shift in electronic system design: moving advanced processing power off of the desktop and into the hands of users everywhere, always. This shift has led to a revolution in mobile—the expansion into the Internet-of-Things, with wearables, connected automobiles and homes. This revolution is causing profound technology challeng... » read more

Hierarchical Timing Analysis: Pros, Cons, And A New Approach

As digital semiconductor designs continue to grow larger, designers are looking to hierarchical methodologies to help alleviate huge runtimes. This approach allows designers to select and time certain blocks of logic, generating results more quickly and with fewer memory resources. However, these benefits come at the cost of accuracy. This paper covers the pros and cons of different hierarchica... » read more

How To Improve The Profitability Of Fabless Semiconductor Companies

Semiconductor industry gross margins are under pressure. The average gross margin of the industry in Q4 2013 was 53 percent, which was a quarter-over-quarter decline of over 100 basis points (bps), and a continued decline of over 300 bps from the high water mark in Q3 2010 of 56 percent. This white paper explores several effective strategies available to meet the challenges of managing the c... » read more

Localized, System-Level Protocol Checks And Coverage Closure

Broadcom recently developed a unified, scalable, verification methodology based on the Veloce emulation platform. In order to test this new environment, they ran a test case, which proved that they can take assertions, compile them into Veloce, and verify that they fire accurately. In so doing, they were able to provide proof of concept for their primary goal: the creation of an internal flow t... » read more

Effectively Manage Material Obsolescence To Avoid Costly Surprises

This paper describes the solution that allows complete management and control for companies to optimize their business and their performance on commitment to customers, specifically with respect to effective management of material obsolescence. To view this paper, click here. » read more

DSP-Based Testing

ADC and DAC are the most typical mixed signal devices. In mixed signal testing, analog stimulus signal for an ADC is generated by an arbitrary waveform generator (AWG) which employs a D/A converter inside, and an analog signal out of a DAC is measured by a digitizer or a sampler which employs an A/D converter inside. The stimulus signals for these devices are created using mathematical method, ... » read more

Mask Hotspots Are Escaping The Mask Shop

Although the overwhelming majority of wafer production issues at the 28nm-and- below process nodes are lithography- and OPC-related, the semiconductor industry is starting to see problems caused by mask hotspots: wafer-level production issues that are caused when the shapes specified by optical proximity correction (OPC) are not faithfully reproduced on the mask. Mask hotspots will account for ... » read more

Advanced Dynamic Power Reduction Techniques

Rapid changes in SoC power issues have forced a rethinking of methodologies throughout the design flow to account for power-related effects. At 65 nanometer process nodes and below, leakage power and dynamic power consumption make it increasingly difficult to meet power budgets. Achieving timing and signal integrity closure is now tightly coupled with power optimization and power net distributi... » read more

Power Delivery Network Verification Coverage

This paper presents a methodology for comprehensive power grid verification coverage, including identification of power grid weaknesses early in the design cycle. To view this white paper, click here. » read more

← Older posts Newer posts →