Blog Review: Dec. 14

5nm options; USB dongles; rigid-flex design; secure gateways; modeling smart homes.


What are the technology options for 5nm? Cadence’s Paul McLellan highlights an IEDM presentation by An Steegen of Imec.

Synopsys’ Michael Posner suggests we may not have to live with USB Type-C dongles for very long.

Mentor’s Craig Armenti presents some of the fundamental best practices and guidelines for rigid-flex PCB design.

NXP’s Joe Byrne digs into the Mirai botnet attack, arguing that when it comes to connected device security, asking consumers to be more careful isn’t going to work.

Ansys’ Laila Salman checks out how to model the communications going on in a smart home.

While augmented reality has been around for decades, Intel’s Ron Wilson checks out what new challenges it faces.

Rambus’ Aharon Etengoff looks at the use of sensors in Amazon’s newest shopping venture.

ARM’s Jason Hillyard looks at what’s new in Bluetooth 5.

Mentor’s Jean-Marie Brunet looks at why hardware emulation is becoming a mainstream verification tool.

In a video, Cadence’s Lana Chan discusses the evolution of PCI Express and the changes associated with PCIe Gen 4.

Synopsys’ Robert Vamosi says one think tank is urging lawmakers to regulate security for internet-connected devices.

And for more good reading, check out the blogs featured in last week’s Low Power-High Performance newsletter:

Editor In Chief Ed Sperling examines the potential fallout from a biotech case and why it could have huge implications for semiconductor IP.

Teklatech’s Tobias Bjerregaard digs into optimizing for dynamic voltage drop at the beginning of physical implementation.

Mentor Graphics’ Saurabh Sharma contends that knowing where trouble spots lie is vital in creating a verification plan to avoid them.

Rambus’ Steven Woo shows how FPGAs are helping to shape computing platforms of the future.

Ansys’ Scott Johnson explains why margin-driven methodology results in sub-optimal designs, while looking at design data holistically can help.

Cadence’s Tom Anderson looks into combining power domain manipulation on top of system-level tests for low-power verification.

ARM’s Rob Coombs provides security tips for IoT designs that extend beyond the processor.

Synopsys’ Derek Bouius points to changes on the horizon for validation of cryptographic algorithms.

Leave a Reply

(Note: This name will be displayed publicly)