Sharing synchronization knowledge on Arm architecture.
The objective of this white paper is to share knowledge on Arm architecture. The target reader of this document is those who work on synchronization with the Arm architecture.
[Warning] When we are dealing with locking optimizations, we must be extremely careful about correctness. Bugs caused by synchronization are usually hard to root cause and the optimized code may crash on other CPUs with different or future micro-architectures design.
This document also provides information on typical enhancements and offers a deep-dive case study .
Click here to download the white paper.
 |
 |
 |
 |
 |
 |
 |
 |
 |
 |
Leave a Reply