High-quality RISC-V implementations are becoming more numerous, but it is the extensibility of the architecture that is driving a lot of design activity. The challenge is designing and implementing custom processors without having to re-implement them every time at the register transfer level (RTL).
There are two types of high-level synthesis (HLS) that need to be considered. The first is ge...
» read more
