Chip Industry Week in Review

By The SE Staff - 25 Apr, 2025 - Comments: 0

To listen to the podcast version, click here. TSMC unveiled an unusually detailed roadmap at this week's North America Technology Symposium, including future architectures for 3D-ICs for high-performance computing and small, extremely low-power chips for AR/VR glasses, and two implementations of system-on-wafer. Fig. 1: TSMC's future packaging and stacking roadmap. Source: TSMC The ... » read more

Knowledge Centers
Entities, people and technologies explored

Global IC Fabs And Facilities Report: 2024

Companies poured billions into fabs and facilities around the world as regions continue to build self-sufficiency and form hubs with friendly nations.

by Liz Allan

Speeding Up Computational Lithography With The Power And Parallelism Of GPUs

A new lithography library brings mask optimization operations to GPUs.

by Thuc Dam

Impact of Extremely Low Temperatures On The 5nm SRAM Array Size and Performance

by Technical Paper Link

EUV’s Future Looks Even Brighter

Demand for AI chips is growing exponentially, but costs and complexity limit the technology to a handful of companies. That could soon change.

by Gregory Haley

Startup Funding: Q4 2024

AI chips and interconnects end year on high note; $3 billion for 75 companies.

by Jesse Allen

Linear Pluggable Optics Save Energy In Data Centers

New OIF electrical standards will enable interoperability, adding another option for faster and more efficient data movement.

by Bryon Moyer

Chip Architectures Becoming Much More Complex With Chiplets

Options for how to build systems increase, but so do integration issues.

by Ed Sperling and Ann Mutschler

What’s Next For Through-Silicon Vias

Fab tools are being fine-tuned for TSV processes as demand ramps for everything from HBM to integrated RF, power, and MEMS in 3D packaging.

by Laura Peters

tag: CHEmpower

Chip Industry Week in Review

Trending Articles

Startup Funding: Q1 2025

Advanced Packaging Fundamentals for Semiconductor Engineers

Digital Twins For Design And Verification Workflows