The Week In Review: Design

By Ed Sperling - 27 Mar, 2014 - Comments: 0

Tools Synopsys rolled out a major new release of its place and route tool, the centerpiece of its physical design platform, offering up to 10X improvement in speed—a combination of 5X faster implementation and 2X larger capacity. Co-CEO Aart de Geus called it the most significant product in the company’s history. Synopsys also rolled out an AMS verification platform to accelerate regres... » read more

Synopsys-Coverity Deal Final

By Ed Sperling - 26 Mar, 2014 - Comments: 2

Synopsys’ acquisition of Coverity, which makes tools for testing and analyzing software, was made official yesterday. Now what? That may be the $334 million question, which is the price Synopsys paid for the 11-year-old software tools vendor. Even Synopsys’ top executives are rather candid in their uncertainty about where this deal will lead, and they made no qualms about that at the Syn... » read more

The Week In Review: Design

By Ed Sperling - 21 Feb, 2014 - Comments: 0

Synopsys inked a deal to acquire Coverity, a San Francisco-based security startup that builds tools to test source code for defects and security risks, for $375 million. The purchase price is $350 million plus another $25 million in debt. The deal is expected to close in Synopsys’ fiscal Q2. The company announced its financial results for fiscal Q1 ended Jan. 31, as well. Revenue was $479.0 m... » read more

Newer posts →

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Coverity

The Week In Review: Design

Synopsys-Coverity Deal Final

The Week In Review: Design