Reducing Risk In The Semiconductor Supply Chain

By Laura Peters - 23 May, 2024 - Comments: 0

Companies that were hit with chip shortages during the pandemic are changing their strategies to prevent future problems, deploying a combination of supply chain mapping, second sourcing, and digital transformation. Those shortages caused a $200 billion loss for automotive manufacturers, and the disruptions were far more widespread, in many cases lasting for years. Companies of all sorts wer... » read more

Recent Earthquakes Highlight Risk To Semiconductor Manufacturing Sites

By Adrienne Downey - 24 Jul, 2019 - Comments: 0

On July 4, 2019, southern California experienced a 6.4 magnitude earthquake followed by a 7.1 earthquake the next day. Both earthquakes occurred near the town of Ridgecrest, but they were not related to the San Andreas fault, an 800-mile fault zone in California where two tectonic plates meet. The San Andreas fault is generally considered to be where “the big one” could occur in California,... » read more

Blog Review: July 17

By Jesse Allen - 17 Jul, 2019 - Comments: 0

Mentor's John McMillan takes a look at the three general classes that have been established by IPC-2221B to reflect progressive increases in sophistication, functional performance requirements, and testing/inspection frequency for PCBs. Synopsys' Dinesh Siwal and Thenmozhy Kaliyamurthy point out the new features and improvements in DisplayPort 2.0, including greater speeds, better power effi... » read more

Earthquake Proof Your Software Development

By Malte Doerper - 28 Apr, 2016 - Comments: 0

In this blog we tend to focus on the benefits and opportunities that arise when using virtual prototyping. However, in real life we well know that any situation bears not only opportunities but also risks. I was reminded of this by the recent earthquake disaster in Kumamoto Japan. Having lived in the most earthquake prone areas in the world for the past 10 years, I know firsthand how easy it is... » read more

Fabs At Risk

By Adrienne Downey - 13 Apr, 2013 - Comments: 0

By Adrienne Downey There are hundreds of semiconductor fabs spread all over the world. The trend over the past several years has been one of consolidation into several main manufacturing centers in the Asia/Pacific region, the United States, and Europe. Unfortunately for the industry, many of these fabs are located in areas prone to earthquakes. Some locations are also at an added risk of dama... » read more

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: earthquakes

Reducing Risk In The Semiconductor Supply Chain

Recent Earthquakes Highlight Risk To Semiconductor Manufacturing Sites

Blog Review: July 17

Earthquake Proof Your Software Development

Fabs At Risk

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored