Using Streamline With Fast Models And Fixed Virtual Platforms

By Ronan Synnott - 21 Dec, 2017 - Comments: 0

In a previous blog I wrote about the Fastline plugin developed for Arm Fast Models, and how it can be used with the Streamline performance analyzer. With the recent release of DS-5 5.28, we have enhanced this experience, including all necessary files within the DS-5 installation, and built-in setup wizards to make it easier to set up and configure. In this blog I will take you through t... » read more

Continuous Integration

By Zach Lasiuk - 26 Oct, 2017 - Comments: 0

In this article, I tackle the classic question engineers developing software for custom integrated circuits (ICs) grapple with constantly: How do I test my software before the hardware team gets me a working silicon chip? No ‘one size fits all’ solution is provided here (look for that alongside my pet unicorn); instead I detail an easy-to-use yet powerful approach to solve this proble... » read more

Fast Models, Cycle Models

By Jason Andrews - 27 Jul, 2017 - Comments: 0

There has been a lot of coverage since the launch of new CPU and graphics cores at Computex 2017, including some information about early software development. The public announcement of new ARM IP is a milestone for ARM Models because it means we can now talk about available models and share additional information about the new IP. ARM Fast Models and Cycle Models enable virtual prototyping ... » read more

Do More, Earlier

By Jason Andrews - 29 Sep, 2016 - Comments: 0

The ARM Cortex-R52 processor is the most advanced processor for functional safety and the first implementation of the ARMv8-R architecture. Along with the announcement of the Cortex-R52, ARM offers a number of development tools to help partners speed up their path to market. This is especially helpful for a new architecture which highlights software separation for safety and security. This arti... » read more

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: fast models

Using Streamline With Fast Models And Fixed Virtual Platforms

Continuous Integration

Fast Models, Cycle Models

Do More, Earlier