HW/SW Co-Verification For Hybrid Systems

By Wojtek Lewandowski - 24 Oct, 2019 - Comments: 0

Heterogeneous SoC architectures such as Zynq have become very popular recently due to the combination of programmable logic (FPGA) and processing system (ARM) integrated into a single chip. Developing a design using such hybrid systems causes complexity in design verification stages. To help address this complexity, Aldec introduced support for QEMU for co-verification in our HES.Proto-AXI host... » read more

Can Cars Be Hack-Proof?

By Ann Mutschler - 03 Sep, 2015 - Comments: 0

Not many days go by when there isn't a news headline describing the latest hacking attempt — or success — of an automobile or automotive system. Malicious hacking has been around almost since the dawn of connected electronics, but it's happening with increasing sophistication in the automotive sector. Even high-end vehicles suffer security flaws that are too costly or not worthwhile to f... » read more

Hybrid Verification: The Only Way Forward

By Brian Bailey - 29 Dec, 2014 - Comments: 0

Semiconductor Engineering sat down to discuss the state of the industry for [getkc id="10" kc_name=" functional verification"]. The inability of RTL [getkc id="11" kc_name="simulation"] to keep up with verification needs is causing rapid change in the industry. Taking part in the discussion are Harry Foster, chief scientist at [getentity id="22017" e_name="Mentor Graphics"]; Janick Bergeron, fe... » read more

Hybrid Verification: The Only Way Forward

By Brian Bailey - 15 Dec, 2014 - Comments: 0

Hybrid Verification: The Only Way Forward

By Brian Bailey - 20 Nov, 2014 - Comments: 0

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: hybrid verification

HW/SW Co-Verification For Hybrid Systems

Can Cars Be Hack-Proof?

Hybrid Verification: The Only Way Forward

Hybrid Verification: The Only Way Forward

Hybrid Verification: The Only Way Forward