The Future Of Moore’s Law

By Ed Sperling - 03 Aug, 2015 - Comments: 0

Semiconductor Engineering sat down to discuss the future of Moore's Law with Jan Rabaey, Donald O. Pederson distinguished professor at [getentity id="22165" comment="UC Berkeley"]; Lucio Lanza, managing director of Lanza techVentures; Subramani Kengeri, vice president of advanced technology architecture at [getentity id="22819" comment="GlobalFoundries"]; Charlie Cheng, CEO of [getentity id="2... » read more

Moore Memory Problems

By Brian Bailey - 09 Jul, 2015 - Comments: 0

The six-transistor static memory cell (SRAM) has been the mainstay of on-chip memory for several decades and has stood the test of time. Today, many advanced SoCs have 50% of the chip area covered with these memories and so they are critical to continued scaling. “The SRAM being used in modern systems is similar to the SRAM they were using in the 1970s and 1980s,” says Duncan Bremner, ch... » read more

The Future Of Moore’s Law

By Ed Sperling - 29 Jun, 2015 - Comments: 1

Big Data Needs Bigger Memory

By Kilopass - 04 Jun, 2015 - Comments: 0

By Rodrigo Liang Over the last few decades, the semiconductor industry has focused its considerable technical investments in accelerating software applications. Performance metrics for new semiconductor products are often correlated with their ability to lower the latency to access data required to run specific software applications. The need for increased performance from semiconductors ... » read more

A Low-Cost, Low Power Memory Solution For IoT Devices

By Kilopass - 04 Jun, 2015 - Comments: 0

The Internet of Things (IoT) connects everyday devices onto the Internet to gather information using sensors, embedded systems, and MEMS (micro-electrical mechanical systems). That information is then processed to increase efficiency or enable new services. With the proliferation of smartphones, tablets and laptops, industry estimates that there are currently more than five-billion devices ... » read more

Memory Design At 16/14nm

By Brian Bailey - 28 May, 2015 - Comments: 0

As we get older the memory may start to fade, but that is not a viable option if we are talking about embedded memory. Chips contain increasing amounts of memory, and for many designs memory consumes more than half of the total chip area. “At 28nm we saw a few people with greater than 400Mbits of memory on chip,” says Prasad Saggurti, product marketing manager for Embedded Memory IP at [... » read more

IP Market Shifts Direction

By Ed Sperling - 20 May, 2015 - Comments: 0

Semiconductor Engineering sat down to discuss intellectual property changes and challenges with Patrick Soheili, vice president of product management and corporate development at [getentity id="22242" e_name="eSilicon"]; Navraj Nandra, senior director of marketing for DesignWare analog and MSIP at [getentity id="22035" e_name="Synopsys"]; Kurt Shuler, vice president of marketing at [getentity i... » read more

Problems Ahead for EDA

By Brian Bailey - 19 May, 2015 - Comments: 0

Semiconductor Engineering sat down with [getperson id="11411" comment="Bill Neifert"], chief technology officer at [getentity id="22521" comment="Carbon Design Systems"]; [getperson id="11032" comment="Simon Davidmann”], chief executive officer for [getentity id="22036" e_name="Imperas”]; Randy Smith, vice president of marketing for [getentity id="22605" e_name="Sonics"] and Michel Courtoy,... » read more

Is The IoT Safe To Use?

By Ernest Worthman - 11 May, 2015 - Comments: 0

By Ernest Worthman & Ed Sperling Data security has been a problem since well before the invention the computer, and it has been getting progressively more difficult to contain every year for the past eight decades. It was made much worse when computing was decentralized with the introduction of the IBM PC in 1981, made worse again when networking was introduced into corporations by Novell'... » read more

Problems Ahead For EDA

By Brian Bailey - 06 May, 2015 - Comments: 2

← Older posts

Knowledge Centers
Entities, people and technologies explored

Shift Left Is The Tip Of The Iceberg

A transformative change is underway for semiconductor design and EDA. New languages, models, and abstractions will need to be created.

by Brian Bailey

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: Kilopass Technology

The Future Of Moore’s Law

Moore Memory Problems

The Future Of Moore’s Law

Big Data Needs Bigger Memory

A Low-Cost, Low Power Memory Solution For IoT Devices

Memory Design At 16/14nm

IP Market Shifts Direction

Problems Ahead for EDA

Is The IoT Safe To Use?

Problems Ahead For EDA