A new technical paper titled "Verifying Non-friendly Formal Verification Designs: Can We Start Earlier?" was published by researchers at Universität Kaiserslautern-Landau and Infineon Technologies. Published in DVCon Europe 2024.
Abstract
"The design of Systems on Chips (SoCs) is becoming more and more complex due to technological advancements. Missed bugs can cause drastic failures in saf...
» read more
