As we work through the sub-20 nm design space, the interactions between and effects on devices that are near each other are becoming critical factors in achieving the desired electrical performance. Accurate extraction of device pin-specific properties for modelling these effects is essential to attaining design goals.
LVS extraction challenges
Layout vs. schematic (LVS) comparison tools prov...
» read more
