Silicon Photonics Manufacturing Ramps Up

By Gregory Haley - 21 Mar, 2024 - Comments: 0

Circuit scaling is starting to hit a wall as the laws of physics clash with exponential increases in the volume of data, forcing chipmakers to take a much closer look at silicon photonics as a way of moving data from where it is collected to where it is processed and stored. The laws of physics are immutable. Put simply, there are limits to how fast an electron can travel through copper. The... » read more

Improvement Of EUV Si Hardmask Performance Through Wet Chemistry Functionalization

By Brewer Science - 20 May, 2021 - Comments: 0

In EUV lithography, spin-on silicon hardmasks have been widely used not only as etch transfer layers, but also as assist layers to enhance the lithographic performance of resist. In this study, we demonstrate a novel approach to functionalize spin-on silicon hardmasks by hybridizing them with functional groups through a sol-gel approach. By varying the concentration and type of the functional g... » read more

Si Hardmask (Si-HM), EUV And Zero Defects

By Hao Lee - 26 Oct, 2020 - Comments: 0

The multilayer system used in lithography consists of a planarizing carbon layer beneath a hardmask etch-transferring layer and capped with a standard photoresist coating. In the past, Brewer Science has discussed in-depth how the multilayer system helped to extend ArF (193 nm) immersion lithography to be able to print and transfer ever-shrinking features, ensuring enough process window especia... » read more

Knowledge Centers
Entities, people and technologies explored

Partitioning In The Chiplet Era

Understanding how chiplets interact under different workloads is critical to ensuring signal integrity and optimal performance in heterogeneous designs.

by Ann Mutschler

3.5D: The Great Compromise

Pros and cons of a middle-ground chiplet assembly that combines 2.5D and 3D-IC.

by Ed Sperling

Legacy Process Nodes Going Strong

The critical, and growing, significance of mature node chips and processes.

by Bryon Moyer

AI’s Role In Chip Design Widens, Drawing In New Startups

Focus is on letting engineers do much more with the same or fewer resources — and less drudgery.

by Karen Heyman

Key Technologies To Extend EUV To 14 Angstroms

Alongside high-NA EUV will be better-performing photoresists, reduced roughness using passivation and etch, and lateral etching to reduce tip-to-tip dimensions.

by Laura Peters

Memory Fundamentals For Engineers

eBook: Nearly everything you need to know about memory, including detailed explanations of the different types of memory; how and where these are used today; what's changing, which memories are successful and which ones might be in the future; and the limitations of each memory type.

by The SE Staff

What Comes After HBM For Chiplets

The standard for high-bandwidth memory limits design freedom at many levels, but that is required for interoperability. What freedoms can be taken from other functions to make chiplets possible?

by Brian Bailey

Why Small Fab And Assembly Houses Are Thriving

Megafabs churning out the most advanced processors are not the only game in town.

by Bryon Moyer

tag: sol-gel

Silicon Photonics Manufacturing Ramps Up

Improvement Of EUV Si Hardmask Performance Through Wet Chemistry Functionalization

Si Hardmask (Si-HM), EUV And Zero Defects

Trending Articles

Hybrid Bonding Makes Strides Toward Manufacturability

Americas Chip Funding Energizes Industry

Advanced Packaging Driving New Collaboration Across Supply Chain

Chiplets Make Progress Using Interconnects As Glue

2D Semiconductors Make Progress, But So Does Silicon

Knowledge Centers
Entities, people and technologies explored