tag: Synopsys User Group

Using Machine Learning For Characterizations Of NoC Components
By Arteris - 06 Oct, 2021 - Comments: 0

Modern NoC (Network-on-Chip) is built of complex functional blocks, such as packet switches and protocol converters. PPA (performance/power/area) estimates for these components are highly desirable during early design phases – long before NoC gate level netlist is synthesized. At this stage a NoC component is a soft module, described by a set of architectural parameters, like the bit width of... » read more

Using Synopsys Z01X To Accelerate The Fault Injection Campaign Of A Fully Configurable IP
By Arteris - 05 Jun, 2019 - Comments: 0

By Arteris IP Alexis Boutillier, Corporate Application Manager, Safety Manager, and Mohan Krishnareddy, Solution Engineer, at the Synopsys Users Group (SNUG), March 2018, Santa Clara, CA. Principles and real-world practices of ISO 26262 for semiconductor design teams. After providing an overview of how functional safety affects management, development, and supporting processes, the paper exp... » read more

Power Optimization Strategies Widen
By Brian Bailey - 10 May, 2018 - Comments: 0

An increasing amount of electronic content in new and existing markets is creating different and sometimes competing demands for power optimization. For the past decade, EDA has been driven by the mobile phone industry, where the emphasis is on better power analysis and optimization tools to reduce power consumption and extend battery life. While energy efficiency continues to improve, other... » read more

  • Sponsors

About

Navigation

Connect With Us

Copyright ©2013-2024 SMG   |  Terms of Service  |  Privacy Policy